The Democratization of Co-Design (DeCoDe) for Energy-Efficient Heterogeneous Computing
By James Ang and Antonino Tumeo, Pacific Northwest National Laboratory
The U.S. CHIPS R&D programs are creating an infrastructure for microelectronics prototyping and advanced packaging. This CHIPS infrastructure provides an unprecedented opportunity to create a low cost, agile, prototype hardware design and generation capability. This talk will provide an overview of a new DOE project that integrates capabilities to democratize the hardware-software co-design process—DeCoDe. We build on our history of compiler framework optimization to map domain specialized applications to high level synthesis tools; and integrate capabilities from many collaborators to both leverage from, and create our contribution back to, an open hardware technology commons.
Some highlights from this overview include, target converged application co-design drivers, leverage the open chiplet ecosystem to demonstrate heterogeneous computing where customized prototype designs are concentrated in only a few chiplets, support hardware composition with corresponding system software, and use prototype heterogeneous processor hardware to quantify improvements in energy efficiency. Our focus on low cost and agile hardware R&D defines boundaries on what DeCoDe can and cannot do. We work with open source hardware design tools to minimize the cost of commercial EDA tools and to benefit from open data sets, we leverage the open chiplet ecosystem to integrate our custom hardware designs with a much larger number of existing computing chiplets, and finally, we stay focused on hardware design for prototypes to support lab-to-fab R&D and validate ideas that industry might later bring to product.
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Videos
- TSMC 3Dblox™: Unleashing 3D IC Innovations for the Next Generation of AI, HPC, Mobile and IoT
- Chiplets for the future of AI
- Connectivity for AI Everywhere: The Role of Chiplets
- Chiplets: The Future for Computing
Latest Videos
- Mark Papermaster at World Summit AI 2026 Talks Holistic Computing, Chiplets and AI Sovereignty
- Accelerating Chiplet SoC Development with Standards-Based Frameworks and Automated Design Flows
- Qualcomm's Tony Pialis on Dragonfly and the Data Movement Wall
- From silos to system: Sujit Sharan on the cultural and technical shift 3D IC demands
- Advancing 3DIC Technologies to Propel AI Innovations