Where Will Chiplets Head in 2025?
High-performance computing needs expected to drive growth of multi-die packages, particularly 3D.
By Spencer Chin, DesignNews (January 17, 2025)
For the past few years, chiplets have held the promise of giving design engineers the flexibility to package multiple chips and handle diverse technologies, but issues such as standards, production infrastructure, and testing have been obstacles. One industry insider believes there will be measurable progress this year resolving these issues, particularly as the high-perfomance computing needs dictate more robust, flexible packaging solutions than traditional monolithic system-on-chip approaches.
In an interview with Design News, Michael Posner, Vice President of Product Management at Synopsys, predicts that as much as half of the new applications in high-performance computing will involve multi-die designs, which include chiplets.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- IMAPS CHIPcon Recap – What You Need to Know About Chiplets in 2025
- Why chiplets will transform electronic system design
- Blackwell Shipments Imminent, Total CoWoS Capacity Expected to Surge by Over 70% in 2025, Says TrendForce
- Global Semiconductor Fab Capacity Projected to Expand 6% in 2024 and 7% in 2025, SEMI Reports
Latest News
- CoAsia SEMI Commences Supply of 3D IC SoCs: Korea’s First Case, Positioning 3D IC as the Next HBM
- Eliyan Secures $50 Million in Strategic Investments from Leading Hyperscalers and AI Infrastructure Providers to Accelerate Scalable AI Systems
- Veeco and imec develop 300mm compatible process to enable integration of barium titanate on silicon photonics
- Lightmatter Introduces Guide Light Engine for AI, Featuring VLSP Technology
- Lightmatter and GUC Partner to Produce Co-Packaged Optics (CPO) Solutions for AI Hyperscalers