Where Will Chiplets Head in 2025?
High-performance computing needs expected to drive growth of multi-die packages, particularly 3D.
By Spencer Chin, DesignNews (January 17, 2025)
For the past few years, chiplets have held the promise of giving design engineers the flexibility to package multiple chips and handle diverse technologies, but issues such as standards, production infrastructure, and testing have been obstacles. One industry insider believes there will be measurable progress this year resolving these issues, particularly as the high-perfomance computing needs dictate more robust, flexible packaging solutions than traditional monolithic system-on-chip approaches.
In an interview with Design News, Michael Posner, Vice President of Product Management at Synopsys, predicts that as much as half of the new applications in high-performance computing will involve multi-die designs, which include chiplets.
To read the full article, click here
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related News
- IMAPS CHIPcon Recap – What You Need to Know About Chiplets in 2025
- Why chiplets will transform electronic system design
- Glass, chiplets will propel advanced IC substrate market, says Yole
- IP players prominent in chiplet’s 2024 diary
Latest News
- NewPhotonics® and Tower Semiconductor Begin High-Volume Shipments of Laser-Integrated, Serviceable Optical Engine PICs for Scale-Out and Scale Up AI Interconnect
- Avicena to Demonstrate World’s First Connectorized microLED Optical Interconnect for AI Infrastructure at ECOC 2026
- Delos Data Closes over $100 Million to Deliver Delos Nonstop AI™ for Faster, Stronger, More Efficient AI Capacity
- Delos Data Unveils Nonstop AI™ to Build and Scale Resilient AI Clusters to Deliver Nonstop Tokens
- Micas Networks Expands Company-Operated Manufacturing to Scale Commercial CPO