Where Will Chiplets Head in 2025?
High-performance computing needs expected to drive growth of multi-die packages, particularly 3D.
By Spencer Chin, DesignNews (January 17, 2025)
For the past few years, chiplets have held the promise of giving design engineers the flexibility to package multiple chips and handle diverse technologies, but issues such as standards, production infrastructure, and testing have been obstacles. One industry insider believes there will be measurable progress this year resolving these issues, particularly as the high-perfomance computing needs dictate more robust, flexible packaging solutions than traditional monolithic system-on-chip approaches.
In an interview with Design News, Michael Posner, Vice President of Product Management at Synopsys, predicts that as much as half of the new applications in high-performance computing will involve multi-die designs, which include chiplets.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- IMAPS CHIPcon Recap – What You Need to Know About Chiplets in 2025
- Why chiplets will transform electronic system design
- Global Semiconductor Fab Capacity Projected to Expand 6% in 2024 and 7% in 2025, SEMI Reports
- Chiplet Summit to Focus on New Packages and AI Applications in 2025
Latest News
- Ultra Accelerator Link™ (UALink™) Consortium Publishes Four Specifications Defining In-Network Compute, Chiplets, Manageability and 200G Performance
- CEA-Leti, CEA-List and PSMC Collaborate to Integrate RISC-V and MicroLED Silicon Photonics into 3D Stacking and Interposer for Next-Generation AI
- NIST Researchers Develop Photonic Chip Packaging That Can Withstand Extreme Environments
- Rebellions Closes $400 Million Pre-IPO and Launches RebelRack™ and RebelPOD™ to Accelerate Global Expansion
- EdgeCortix Looks To Chiplets For Third-Gen Reconfigurable AI Chip