TSMC to Provide 3DIC Integration for AI Chips in 2027, Featuring 12 HBM4 and Chiplets Manufactured with A16
By Trendforce (September 5, 2024)
Jun He, Vice President of Advanced Packaging Technology and Service at TSMC, stated that 3D IC is a crucial method for integrating AI chip memory with logic chips.
According to a report from TechNews, regarding the development of 2.5D CoWoS advanced packaging, which integrates eight chiplets, TSMC will use the A16 advanced process to manufacture the chiplets, and integrated them with 12 HBM4, which is expected to be launched in 2027.
Reportedly, in his speech at the Semicon Taiwan 2024 “3D IC / CoWoS for AI Summit,” He noted that the global semiconductor market is projected to become a trillion-dollar industry by 2030, with HPC and AI being the key drivers, accounting for 40% of the market, which also make AI chips crucial drivers for 3D IC packaging.
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related News
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC’s A16 and N2P Process Technologies
- AI and Chiplets Prominent at TSMC OIP 2025
- Understanding 3DIC, Heterogeneous Integration, SiP, and Chiplets at Once
- Chiplets: Piecing Together the Next Generation of Chips (Part I)
Latest News
- China Accounts for 56% of Global Optical Module Manufacturing; Short-Term Supply Chain Decoupling Unlikely Under Potential U.S. Restrictions
- Socionext Joins imec's Autonomous Edge Chiplet Program (AECP)
- CEA-Leti Pushes Stacking Roadmap as AI Runs Into Memory and Power Limits
- Department of Commerce Announces Letters of Intent With 7 Companies for $874 Million to Accelerate Semiconductor R&D for the Compute Supply Chain
- Micross to Acquire AEMtec, Significantly Expanding European Footprint in Advanced Packaging and Optoelectronics