Top-Down Vs. Bottom-Up Chiplet Design
Third party chiplets are hitting the market as chiplet models evolve. Who’s calling the shots isn’t clear yet.
By Ann Mutschler, Semiconductor Engineering (November 26th, 2024)
Chiplets are gaining widespread attention across the semiconductor industry, but for this approach to really take off commercially it will require more standards, better modeling technologies and methodologies, and a hefty amount of investment and experimentation.
The case for chiplets is well understood. They can speed up time to market with consistent results, at whatever process node works best for a particular workload or application, and often with better yield than a large, monolithic SoC. But there is an underlying tug-of-war underway between large, vertically integrated players that want to tightly define the socket specifications for chiplets, and a broad swath of startups, systems companies, and government agencies pushing a top-down approach that allows chiplet developers to explore new and different options based on standardized interconnects.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- AMI Brings Firmware Expertise to Arm Total Design Ecosystem to Simplify and Accelerate Development for Arm-based Custom Chiplet Solutions
- Signal Integrity Plays Increasingly Critical Role In Chiplet Design
- EDGE and Lockheed Martin to Collaborate on Advanced Chiplet Design Capabilities
Latest News
- Lightmatter Unveils Guide DR: Industry First Liquid-Cooled Laser NIC that Quadruples Rack Density
- EXTOLL and Chip Interfaces introduce the Industry´s first Integrated UCIe IP Solution for GlobalFoundries FDX Technology
- Lam Research Establishes Panel-Level Packaging Center of Excellence in Salzburg, Austria
- AMD Announces More Than $10 Billion in Taiwan Ecosystem Investments to Accelerate AI Infrastructure
- Asahi Kasei Develops Novel Photosensitive Polyimide Film for Advanced Panel-Level Semiconductor Packaging