The keeper of Moore’s Law
By Nick Flaherty, eeNews Europe (December 14, 2024)

IEDM is always eye opening for the advances of device technology. The 2024 meeting in San Francisco this week has not only shown the latest 2nm CMOS process technologies, but way beyond.
TSMC is discussing the technology for its A16 node at the end of 2026, while European researchers at imec have been showing, and making, the components for a standard cell with stacked CFET nanosheet transistors for A7 in the early 2030s.
While there used to be talk of the ‘end of Moore’s Law’ (and certainly the end of Dennard scaling) Intel has been pushing back.
“We continue to be the stewards of Moore’s Law for the industry,” said Sanjay Natarajan, SVP & GM of the Intel Technology Research Group, the newly renamed Components Research group. “We are releasing groundbreaking new technology,” he said. “We have in my opinion perhaps the strongest research development pipeline in the industry.”
He points to the combination of device technology, interconnect and packaging as vital to driving the technology forward.
To read the full article, click here
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related News
- European Chiplet Innovation: APECS Pilot Line starts Operation in the Framework of the EU Chips Act
- EdgeCortix Joins AI-RAN Alliance to Accelerate the Integration of AI and Next-gen RAN Infrastructure
- DreamBig Semiconductor Announces Partnership with Samsung Foundry to Launch Chiplets for World Leading MARS Chiplet Platform on 4nm FinFET Process Technology Featuring 3D HBM Integration to Solve Scale-up and Scale-out Limitations of AI for the Masses
- Inside The World Of Advanced Packaging
Latest News
- Arteris Accelerates Industry Transition to Multi-Die Chiplet-Based Architecture
- Fujitsu launches made-in-Japan next-generation CPU FUJITSU-MONAKA and Fujitsu MONAKA Server for sovereign AI infrastructure
- Signaloid joins Open Chiplet Atlas Alliance and Announces Plans to Make Its UxHw ASICs Available via OCA Ecosystem
- Lorentz Solution Jointly Presents with NVIDIA on Automated Large-Scale Chip-Level 3D EM Extraction and Sign-off of Ultra-High-Speed Silicon Photonics and IC/3DIC Designs at 2026 TSMC OIP
- Alchip Technologies Showcases Advanced ASIC Design and Packaging at AI Infra Summit 2026