New Tradeoffs In Leading-Edge Chip Design
By Katherine Derbyshire, Semiconductor Engineering (November 21st, 2024)
Device design begins with the anticipated workload. What is it actually supposed to do? What resources — computational units, memory, sensors — are available?
Answering these questions and developing the functional architecture are the first steps in a new design — well before committing it to silicon, said Tim Kogel, senior director of technical product management at Synopsys. Yet even these early decisions begin to constrain the physical architecture.
With a model of the proposed functionality, planners can begin to ask ‘what if’ questions. Does increasing on-chip memory improve performance enough to justify the increased cost and silicon area? What type of GPU is the best match for the anticipated workload?
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Advanced Chip Packaging Tools Are New Battleground in India
- Intel Unveils Chiplet Alliance To Enable New Chip Designs
- Arteris To Provide FlexGen Smart NoC IP In Next-Generation AMD AI Chiplet Designs
- Cadence Expands Support for 3Dblox 2.0 Standard with New System Prototyping Flows
Latest News
- Sarcina Launches UCIe-A/S Packaging IP to Accelerate Chiplet Architectures
- Ultra Accelerator Link™ (UALink™) Consortium Publishes Four Specifications Defining In-Network Compute, Chiplets, Manageability and 200G Performance
- CEA-Leti, CEA-List and PSMC Collaborate to Integrate RISC-V and MicroLED Silicon Photonics into 3D Stacking and Interposer for Next-Generation AI
- NIST Researchers Develop Photonic Chip Packaging That Can Withstand Extreme Environments
- Rebellions Closes $400 Million Pre-IPO and Launches RebelRack™ and RebelPOD™ to Accelerate Global Expansion