New Tradeoffs In Leading-Edge Chip Design
By Katherine Derbyshire, Semiconductor Engineering (November 21st, 2024)
Device design begins with the anticipated workload. What is it actually supposed to do? What resources — computational units, memory, sensors — are available?
Answering these questions and developing the functional architecture are the first steps in a new design — well before committing it to silicon, said Tim Kogel, senior director of technical product management at Synopsys. Yet even these early decisions begin to constrain the physical architecture.
With a model of the proposed functionality, planners can begin to ask ‘what if’ questions. Does increasing on-chip memory improve performance enough to justify the increased cost and silicon area? What type of GPU is the best match for the anticipated workload?
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Advanced Chip Packaging Tools Are New Battleground in India
- Intel Unveils Chiplet Alliance To Enable New Chip Designs
- Cadence Expands Support for 3Dblox 2.0 Standard with New System Prototyping Flows
- New AMD Patent Describes Potential Chiplet-Based GPU Design
Latest News
- Quantum Computing Inc. Completes Acquisition of NHanced Semiconductors, Inc.
- GlobalFoundries qualifies SLATE™ advanced packaging technology on 9SW platform for next-generation radio frequency applications
- Qnity Powers the Transition from Shrink to Stack with Advanced Packaging Solutions
- NHanced Semiconductors President Robert Patti to Deliver Plenary Presentation on the Critical Role of Advanced Packaging at the 2026 Lithography Workshop
- Intel Announces Leadership Appointment at Intel Foundry to Accelerate Development and Manufacturing