New Tradeoffs In Leading-Edge Chip Design
By Katherine Derbyshire, Semiconductor Engineering (November 21st, 2024)
Device design begins with the anticipated workload. What is it actually supposed to do? What resources — computational units, memory, sensors — are available?
Answering these questions and developing the functional architecture are the first steps in a new design — well before committing it to silicon, said Tim Kogel, senior director of technical product management at Synopsys. Yet even these early decisions begin to constrain the physical architecture.
With a model of the proposed functionality, planners can begin to ask ‘what if’ questions. Does increasing on-chip memory improve performance enough to justify the increased cost and silicon area? What type of GPU is the best match for the anticipated workload?
To read the full article, click here
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related News
- Advanced Chip Packaging Tools Are New Battleground in India
- Intel Unveils Chiplet Alliance To Enable New Chip Designs
- Cadence Expands Support for 3Dblox 2.0 Standard with New System Prototyping Flows
- New AMD Patent Describes Potential Chiplet-Based GPU Design
Latest News
- Micas Networks Expands Company-Operated Manufacturing to Scale Commercial CPO
- Polaris Electro-Optics Secures $50M Series B to Scale Next-Gen Optical Engine Platform for AI Infrastructure
- Arteris Accelerates Industry Transition to Multi-Die Chiplet-Based Architecture
- Fujitsu launches made-in-Japan next-generation CPU FUJITSU-MONAKA and Fujitsu MONAKA Server for sovereign AI infrastructure
- Signaloid joins Open Chiplet Atlas Alliance and Announces Plans to Make Its UxHw ASICs Available via OCA Ecosystem