Advanced Chip Packaging Tools Are New Battleground in India
By Yashasvini Razdan, EETimes | September 16, 2025
Advanced packaging has become the new battleground in semiconductors. As the industry shifts focus from pursuing smaller transistors to achieving system-level integration, the assembly of bare chips into functional devices becomes crucial.
At SEMICON India 2025, announcements such as the Tata Electronics–Merck MoU for materials and infrastructure, and the Kaynes–Infineon MoU to package Infineon bare die and explore advanced package and MEMS microphone manufacturing in India showed that the country has recognized that packaging is no longer a low-value, outsourced step.
To read the full article, click here
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related News
- ASE Expands its Chip Packaging and Testing Facility to Enable Next-Gen Applications
- YES Selected to Deliver Full Portfolio of Advanced Packaging Tools for Glass Panel AI and HPC Applications by a Leading AI Infrastructure Supplier
- Chip Assembler ASE Sees Advanced Packaging Sales Doubling
- ACCM Introduces Celeritas SMC: A Production-Ready, Silicon-Matched Core for Advanced Packaging
Latest News
- Global Electronics Association and Fraunhofer Group for Microelectronics Sign MoU to Support Advanced Packaging Industrial Adoption
- Silicon Box Ships 1 Billion Units, 2 Billion Year-End Production Target
- Applied Materials and Besi Expand Strategic Partnership to Advance Next-Generation Packaging for AI Scaling
- ficonTEC & HTSI Announce Strategic Cooperation to Scale Advanced CPO Test Solutions in Taiwan
- SignatureIP Unveils IP Library for Chiplet-based AI, HPC and Data Center Systems