Advanced Chip Packaging Tools Are New Battleground in India
By Yashasvini Razdan, EETimes | September 16, 2025
Advanced packaging has become the new battleground in semiconductors. As the industry shifts focus from pursuing smaller transistors to achieving system-level integration, the assembly of bare chips into functional devices becomes crucial.
At SEMICON India 2025, announcements such as the Tata Electronics–Merck MoU for materials and infrastructure, and the Kaynes–Infineon MoU to package Infineon bare die and explore advanced package and MEMS microphone manufacturing in India showed that the country has recognized that packaging is no longer a low-value, outsourced step.
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related News
- ASE Expands its Chip Packaging and Testing Facility to Enable Next-Gen Applications
- YES Selected to Deliver Full Portfolio of Advanced Packaging Tools for Glass Panel AI and HPC Applications by a Leading AI Infrastructure Supplier
- Chip Assembler ASE Sees Advanced Packaging Sales Doubling
- ACCM Introduces Celeritas SMC: A Production-Ready, Silicon-Matched Core for Advanced Packaging
Latest News
- Point2 Completes $136M Series B Funding with Arm, LB Investment, and Maverick Silicon
- Multibeam Appoints Interim CFO Following $200M Funding Milestone
- Multibeam Signs $140 Million Letter of Intent with the U.S. Department of Commerce
- Credo to Contribute OmniConnect Scale-In Interconnect Solution to the Open Compute Project to Address AI Inference Memory Wall
- Silicon Box Ships 500M Units at High Yield, Expands Production Capacity for Panel-Level Packaging