Advanced Chip Packaging Tools Are New Battleground in India
By Yashasvini Razdan, EETimes | September 16, 2025
Advanced packaging has become the new battleground in semiconductors. As the industry shifts focus from pursuing smaller transistors to achieving system-level integration, the assembly of bare chips into functional devices becomes crucial.
At SEMICON India 2025, announcements such as the Tata Electronics–Merck MoU for materials and infrastructure, and the Kaynes–Infineon MoU to package Infineon bare die and explore advanced package and MEMS microphone manufacturing in India showed that the country has recognized that packaging is no longer a low-value, outsourced step.
To read the full article, click here
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related News
- YES Selected to Deliver Full Portfolio of Advanced Packaging Tools for Glass Panel AI and HPC Applications by a Leading AI Infrastructure Supplier
- Chip Assembler ASE Sees Advanced Packaging Sales Doubling
- ACCM Introduces Celeritas SMC: A Production-Ready, Silicon-Matched Core for Advanced Packaging
- AI Chip Packaging Pushes Beyond Reticle Limits, with CoWoS-L Set to Remain the Mainstream Advanced Packaging Solution Through 2028
Latest News
- Powerlattice Demonstrates Industry’s First Monolithic IVR Chiplet to Break the AI Power Wall
- Von Aredenne Addresses Semiconductor Panel-Level Packaging Market with New HiPIMS Deposition Solution
- PFN and Tenstorrent Selected for NEDO Project on “xPU Design and Development Incorporating Photonics Electronics Integration Technology”
- Tenstorrent Releases Open Source Beta of the Open Chiplet Atlas® (OCA) Harness
- Building Out Advanced Packaging Portfolio, JCET Delivers Steady Revenue Growth and Improved Profitability in Q3 YTD 2026