NAPMP announces chiplets R&D area
By Pradeep Chakraborty, Pradeep’s TechPoints (November 5, 2024)
At the recently-held CHIPS National Advanced Packaging Manufacturing Program (NAPMP) Proposer’s Day, an R&D area was chiplets.
Bapiraju Vinnakota, NAPMP Program Manager, stated that the key date for submitting concept papers for chiplets was Dec. 20, 2024. Invitation for full application submission will be on a later date.
Today, the industry is moving toward chiplets. Chiplets are a small, functionally targeted semiconductor chip that, when assembled at tight pitch and placement, results in a highly functional subsystem. A single product integrates and assembles multiple chiplets connected to one another through die-to-die interfaces.
The motivation behind chiplets is to build big (reticle busters), build fast (modularity, reuse), build better (optimize function to process node). A chiplets / systems design inflection point is enabled by advanced packaging. Tomorrow’s packages will be more like chips.
To read the full article, click here
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related News
- ASIC platform targets automotive chiplets
- Can Chiplets Solve Semiconductor Challenges?
- Proprietary Vs. Commercial Chiplets
- Axelera plans AI chiplets for automotive
Latest News
- Racyics UCIe PHY IP for GlobalFoundries 22FDX reaches silicon
- EdgeCortix Unveils RAIDEN, a Scalable, Energy-Efficient AI Chiplet Platform Purpose-Built for Physical AI
- Coherent Launches PhotonLink™ Integrated Optics Platform for AI Infrastructure
- AT&S and Marvell Technology expand collaboration to support next-generation AI infrastructure
- SMART Photonics Partners with GlobalFoundries to Offer Industry’s First Open Access Foundry Service for Integrated Silicon and Indium Phosphide Photonics Products