Axelera plans AI chiplets for automotive
By Nick Flaherty, eeNews Automotive (January 10, 2024)
Dutch edge AI chip designer Axelera is planning a version of its in memory computing AI architecture for automotive chiplets.
“We are already part of the imec chiplet consortium and a EU consortium to standardise RISC-V in AI acceleration,” said Fabrizio del Maffeo, CEO and co-funder of Axelera AI in the Netherlands tells eeNews Europe Automotive.
Belgian research lab imec pulled together a group to develop chiplet technology for automotive that includes European car makers.
To read the full article, click here
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related News
- TIER IV joins imec’s Automotive Chiplet Program to accelerate chiplet-based architectures and AI accelerators for SDVs
- EdgeCortix Looks To Chiplets For Third-Gen Reconfigurable AI Chip
- Why Chiplets Are So Critical In Automotive
- SiPearl looks to automotive chiplets
Latest News
- Chiplets at the Edge: How Modular SoCs Redefine Performance Per Watt
- Visitech Launches 1-micron Maskless Photohead for Advanced Packaging
- GlobalFoundries reaches agreement to establish U.S.-based supply of silicon interposers for advanced AI packaging
- Applied Materials and Intel Collaborate to Accelerate Chipmaking Innovations for AI-Driven Computing
- BOS Semiconductors to Support MIRISE Technologies’ Automotive Chiplet R&D Project