Axelera plans AI chiplets for automotive
By Nick Flaherty, eeNews Automotive (January 10, 2024)
Dutch edge AI chip designer Axelera is planning a version of its in memory computing AI architecture for automotive chiplets.
“We are already part of the imec chiplet consortium and a EU consortium to standardise RISC-V in AI acceleration,” said Fabrizio del Maffeo, CEO and co-funder of Axelera AI in the Netherlands tells eeNews Europe Automotive.
Belgian research lab imec pulled together a group to develop chiplet technology for automotive that includes European car makers.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Cadence Accelerates SoC, 3D-IC and Chiplet Design for AI Data Centers, Automotive and Connectivity in Collaboration with Samsung Foundry
- TIER IV joins imec’s Automotive Chiplet Program to accelerate chiplet-based architectures and AI accelerators for SDVs
- EdgeCortix Looks To Chiplets For Third-Gen Reconfigurable AI Chip
- Renesas moves to chiplets for automotive processors
Latest News
- Photonics: A Foundational Scaling Layer for AI-Era Computing
- Ayar Labs Joins NVIDIA NVLink™ Fusion Ecosystem to Bring Co-Packaged Optics to Rack-Scale AI Infrastructure
- Lightmatter Joins NVIDIA NVLink Fusion and Powers Next-Generation AI Infrastructure with Photonic Interconnects
- Sivers & GlobalFoundries Advance AI Data Center Optical Solutions
- Wiwynn and Ecosystem Partners to Showcase Co-Packaged Optics Innovations at Computex 2026