Axelera plans AI chiplets for automotive
By Nick Flaherty, eeNews Automotive (January 10, 2024)
Dutch edge AI chip designer Axelera is planning a version of its in memory computing AI architecture for automotive chiplets.
“We are already part of the imec chiplet consortium and a EU consortium to standardise RISC-V in AI acceleration,” said Fabrizio del Maffeo, CEO and co-funder of Axelera AI in the Netherlands tells eeNews Europe Automotive.
Belgian research lab imec pulled together a group to develop chiplet technology for automotive that includes European car makers.
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related News
- TIER IV joins imec’s Automotive Chiplet Program to accelerate chiplet-based architectures and AI accelerators for SDVs
- EdgeCortix Looks To Chiplets For Third-Gen Reconfigurable AI Chip
- ASIC platform targets automotive chiplets
- Why Chiplets Are So Critical In Automotive
Latest News
- India’s OSAT-ATMP Build-Out: From Legacy Packages to 2.5D
- Nvidia’s Inference Pivot Reaches Rebellions in Korea
- AMD to Bring UCIe Connectivity to Select AMD Versal Adaptive SoCs
- TSMC’s HBM-Packaging Yield Issues Help Intel, Analysts Say
- Qnity Expands AI-Driven Advanced Packaging Capabilities with End-to-End Process Solutions