ASIC platform targets automotive chiplets
Alchip Technologies in Taiwan has launched an ASIC and chiplet platform that targets the specialist needs of automotive.

By Nick Flaherty, eeNews Europe (November 23, 2023)
The Automotive platform streamlines the ASIC process for chip, chiplet and module designs but is also of interest to the car makers who have been looking at their own semiconductor design operations following the chip shortages.
Alchip says it is seeing significant interest from companies across Europe, Japan, the United States and Asia. The company has built its reputation as a high-performance ASIC leader through its advanced 2.5D/3DIC design, CoWoS andchiplet design and manufacturing management.
The platform consists of six modules: Design for Autonomous Driving (AD)/ Advanced Driver Assistance System (ADAS), Design for Safety, Design for Test, Design for Reliability, Automotive Chip Sign-off, and Automotive Chip Manufacturing (MFG) Service.

To read the full article, click here
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related News
- DreamBig World Leading "MARS" Open Chiplet Platform Enables Scaling of Next Generation Large Language Model (LLM), Generative AI, and Automotive Semiconductor Solutions
- Intel to Acquire Silicon Mobility, Intel Commits to Open Automotive Chiplet Platform
- Axelera plans AI chiplets for automotive
- Why Chiplets Are So Critical In Automotive
Latest News
- ACM Research Announces Shipment of Its First 310 × 310 mm Ultra ECP ap-p Panel-Level Horizontal Electroplating Production Tool
- Entegris Enters Silicon Carbide and Diamond-Enabled Thermal Management Materials Market for AI Advanced Packaging
- Fraunhofer IPMS Showcases New Technologies for the Future of Semiconductor Industry
- Marvell and Lumentum to Combine, Creating a Category Leader in AI Connectivity
- Silicon Austria Labs Adopts PulseForge Photonic Debonding Technology to Accelerate Advanced Packaging and Heterogeneous Integration Research