Can Chiplets Solve Semiconductor Challenges?
By William G. Wong (ElectronicDesign), Syed Alam (Accenture)
With the right investments, chiplets can help solve long-standing industry challenges such as increasing costs and supply disruptions, resulting in a world where devices are more intelligent than ever.
For the past couple of decades, most semiconductor advances, capabilities, and innovations have happened on the front end. This technological progress has been accompanied by increasingly more complex designs and smaller geometries, currently culminating at the 3-nm process node. Lately, though, achieving Moore’s Law has become more challenging and costly, to the point where building a 5-nm chip is now more costly than building 10- and 7-nm chips combined.
As the benefits of scaling continue to decrease with each new node, chipmakers are turning back to a concept nearly a decade old: Rather than manufacture a chip on a single piece of silicon, they’re combining individual functional die, also known as “chiplets,” which might be the next frontier in achieving Moore’s Law and advanced manufacturing at scale.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- DreamBig Semiconductor Announces Partnership with Samsung Foundry to Launch Chiplets for World Leading MARS Chiplet Platform on 4nm FinFET Process Technology Featuring 3D HBM Integration to Solve Scale-up and Scale-out Limitations of AI for the Masses
- Empower Semiconductor Showcases High-Density Power Chiplets and Embedded Integrated Voltage Regulators at APEC 2024
- Innovation in the semiconductor market: chiplets pave the way to the future
- What are the challenges when testing chiplets?
Latest News
- Asahi Kasei Develops Novel Photosensitive Polyimide Film for Advanced Panel-Level Semiconductor Packaging
- Amkor Technology Expands U.S. Advanced Packaging Footprint with Additional Land in Arizona
- EV Group Highlights Hybrid Bonding, Layer Transfer and Maskless Lithography Technologies for Heterogeneous Integration and Advanced Packaging at ECTC 2026
- The Future of Chip Integration: Fraunhofer IPMS Develops High-Density Chiplet Systems at the Wafer Level
- POET Technologies and Lumilens Advance Wafer-Level Photonic Integration for Next-Generation AI Optical Networks