Glass substrate alliance for AI chiplets
By Nick Flaherty, eeNews Europe (September 6, 2024)

An alliance of companies is aiming to boost the use of glass substrates for more complex AI chips and chiplets.
The E-Core Alliance is led by E&R Engineering in Taiwan and brings together over 15 companies to boost the development of large glass substrates.
With the rapid growth in demand for AI chips, high-frequency, and high-speed communication devices, glass substrates in advanced packaging technologies are becoming increasingly important. Compared to the widespread use of copper foil substrates, glass substrates offer higher wiring density and better signal performance. Additionally, glass provides high flatness and can withstand high temperatures and voltages, making it an ideal replacement for traditional substrates.
Companies such as Intel have been looking at glass substrates for chiplet packaging and there is CHIPS Act funding in the US for the development of glass substrates.
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related News
- Glass, chiplets will propel advanced IC substrate market, says Yole
- YES Selected to Deliver Full Portfolio of Advanced Packaging Tools for Glass Panel AI and HPC Applications by a Leading AI Infrastructure Supplier
- EdgeCortix Looks To Chiplets For Third-Gen Reconfigurable AI Chip
- Biden-Harris Administration Announces Preliminary Terms with Absolics to Support Development of Glass Substrate Technology for Semiconductor Advanced Packaging
Latest News
- proteanTecs Unveils Advanced Packaging Solutions to Improve Yield, Performance, and Reliability of Multi-Die Systems
- JCET Advances High-Aspect-Ratio TSV Technology for 2.5D and 3D Packaging
- Semiconductor Research Corporation Launches SPARC, Accelerating Industry-Driven University Research for the Next Generation of Semiconductor Innovation
- The world’s first technology 'Silicon Motherboard' Circuits are formed on both sides of the silicon substrate, reducing mounting footprint by 80%
- Avicena Ships World's First 1Tbps Evaluation Kits, Extending Its Leadership in microLED Optical Interconnects