Chiplets and the early adopter’s dilemma
A novel PHY may be the answer to the packaging question
By Designing Electronics North America
Early adopters in the chiplet arena face a dilemma. In pursuit of the highest possible performance and density, the most widely discussed chiplet designs depend upon silicon interposers (or their close relatives, embedded silicon bridges) as a substrate for mounting and interconnecting the multiple dice.
Fabricating the inter-die connections on a silicon substrate allows much tighter bump spacing and line spacing, meaning more possible connections per millimeter of die edge, and hence greater inter-die bandwidth per millimeter of die edge. Also, for a given interconnect electronics, silicon offers a higher data rate than conventional organic substrates. For datacenter CPUs and GPUs, where density and performance are non-negotiable and price is secondary, the common belief has been, as one vendor recently said, “without interposers there can be no chiplets.”
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Faraday Unveils 2.5D/3D Advanced Package Service for Chiplets
- A methodology for turning an SoC into chiplets
- How the Worlds of Chiplets and Packaging Intertwine
- QuickLogic and YorChip Partner to Develop Low-Power, Low-Cost UCIe FPGA Chiplets
Latest News
- Ayar Labs Closes $500M Series E, Accelerates Volume Production of Co-Packaged Optics
- NanoIC opens access to first-ever fine-pitch RDL and D2W hybrid bonding interconnect PDKs
- GUC Announces Tape-out of UCIe 64G IP on TSMC N3P Technology
- GLS and APES Announce Advanced Semiconductor Packaging Partnership
- Ayar Labs Names Sankara Venkateswaran as Vice President of Engineering