Chiplets and the early adopter’s dilemma
A novel PHY may be the answer to the packaging question
By Designing Electronics North America
Early adopters in the chiplet arena face a dilemma. In pursuit of the highest possible performance and density, the most widely discussed chiplet designs depend upon silicon interposers (or their close relatives, embedded silicon bridges) as a substrate for mounting and interconnecting the multiple dice.
Fabricating the inter-die connections on a silicon substrate allows much tighter bump spacing and line spacing, meaning more possible connections per millimeter of die edge, and hence greater inter-die bandwidth per millimeter of die edge. Also, for a given interconnect electronics, silicon offers a higher data rate than conventional organic substrates. For datacenter CPUs and GPUs, where density and performance are non-negotiable and price is secondary, the common belief has been, as one vendor recently said, “without interposers there can be no chiplets.”
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related News
- ASIC platform targets automotive chiplets
- Can Chiplets Solve Semiconductor Challenges?
- Proprietary Vs. Commercial Chiplets
- Axelera plans AI chiplets for automotive
Latest News
- Point2 Completes $136M Series B Funding with Arm, LB Investment, and Maverick Silicon
- Multibeam Appoints Interim CFO Following $200M Funding Milestone
- Multibeam Signs $140 Million Letter of Intent with the U.S. Department of Commerce
- Credo to Contribute OmniConnect Scale-In Interconnect Solution to the Open Compute Project to Address AI Inference Memory Wall
- Silicon Box Ships 500M Units at High Yield, Expands Production Capacity for Panel-Level Packaging