Chiplets and the early adopter’s dilemma
A novel PHY may be the answer to the packaging question
By Designing Electronics North America
Early adopters in the chiplet arena face a dilemma. In pursuit of the highest possible performance and density, the most widely discussed chiplet designs depend upon silicon interposers (or their close relatives, embedded silicon bridges) as a substrate for mounting and interconnecting the multiple dice.
Fabricating the inter-die connections on a silicon substrate allows much tighter bump spacing and line spacing, meaning more possible connections per millimeter of die edge, and hence greater inter-die bandwidth per millimeter of die edge. Also, for a given interconnect electronics, silicon offers a higher data rate than conventional organic substrates. For datacenter CPUs and GPUs, where density and performance are non-negotiable and price is secondary, the common belief has been, as one vendor recently said, “without interposers there can be no chiplets.”
To read the full article, click here
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related News
- ASIC platform targets automotive chiplets
- Can Chiplets Solve Semiconductor Challenges?
- Proprietary Vs. Commercial Chiplets
- Axelera plans AI chiplets for automotive
Latest News
- Racyics UCIe PHY IP for GlobalFoundries 22FDX reaches silicon
- EdgeCortix Unveils RAIDEN, a Scalable, Energy-Efficient AI Chiplet Platform Purpose-Built for Physical AI
- Coherent Launches PhotonLink™ Integrated Optics Platform for AI Infrastructure
- AT&S and Marvell Technology expand collaboration to support next-generation AI infrastructure
- SMART Photonics Partners with GlobalFoundries to Offer Industry’s First Open Access Foundry Service for Integrated Silicon and Indium Phosphide Photonics Products