Can You Build A Known-Good Multi-Die System?
Executive Outlook: Just because the various components in an advanced package work individually and separately doesn’t mean they will work post-assembly.
By Ed Sperling, Semiconductor Engineering
Semiconductor Engineering sat down to discuss the challenges of designing and testing multi-die systems, including how to ensure they will work as expected, with Bill Mullen, Ansys fellow; John Ferguson, senior director of product management at Siemens EDA; Chris Mueth, senior director of new markets and strategic initiatives at Keysight; Albert Zeng, senior engineering group director at Cadence; Anand Thiruvengadam, senior director and head of AI product management at Synopsys. What follows are excerpts of that discussion, which was held in front of a live audience at ESD Alliance 2025.
To read the full article, click here
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related News
- Synopsys and Samsung Foundry Deepen Collaboration to Accelerate Multi-Die System Design for Advanced Samsung Processes
- How to Build a Better “Blackwell” GPU Than Nvidia Did
- UT’s Texas Institute for Electronics Awarded $840M to Build a DOD Microelectronics Manufacturing Center, Advance U.S. Semiconductor Industry
- When Can I Buy A Chiplet?
Latest News
- Silicon Austria Labs Adopts PulseForge Photonic Debonding Technology to Accelerate Advanced Packaging and Heterogeneous Integration Research
- Powerlattice Demonstrates Industry’s First Monolithic IVR Chiplet to Break the AI Power Wall
- Von Aredenne Addresses Semiconductor Panel-Level Packaging Market with New HiPIMS Deposition Solution
- PFN and Tenstorrent Selected for NEDO Project on “xPU Design and Development Incorporating Photonics Electronics Integration Technology”
- Tenstorrent Releases Open Source Beta of the Open Chiplet Atlas® (OCA) Harness