When Can I Buy A Chiplet?
Progress is being made in the development of a chiplet ecosystem, but there are many barriers that must be overcome before a thriving marketplace can exist.
By Brian Bailey, Semiconductor Engineering | July 17th, 2025
One year ago, Semiconductor Engineering conducted its first roundtable to find out the true state of the industry for chiplets. At that event, it was stated that no chiplet had ever been reused in a design for which it was not initially intended. How much has changed over the past year? Returning from last year were Mark Kuemerle, vice president of technology for Marvell; Letizia Giuliano, vice president for product marketing and management at Alphawave Semi; Hee-Soo Lee, HSD segment lead for Keysight; Mick Posner, senior product group director for Cadence’s Compute Solutions Group; and Rob Kruger, product management director for Synopsys’ multi-die strategy solutions group. What follows are excerpts from a roundtable discussion held at this year’s Design Automation Conference.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Chiplet Technology in Automotive Applications: A Cost-Effective Path to Advanced Electronics
- The Future of Chip Integration: Fraunhofer IPMS Develops High-Density Chiplet Systems at the Wafer Level
- Skymizer and VIA NEXT Collaborate to Advance Next-Generation AI Inference Infrastructure and Chiplet Integration Ecosystem
- Imec unlocks system-level III-V chiplet integration on Si-CMOS by advancing its 300mm RF silicon interposer platform with high-density MIMCAPs, passive modeling, and laser-assisted bonding
Latest News
- Imec unlocks system-level III-V chiplet integration on Si-CMOS by advancing its 300mm RF silicon interposer platform with high-density MIMCAPs, passive modeling, and laser-assisted bonding
- CoAsia SEMI Unveils Advanced Strategy for Next-Generation Chiplet Platform 'CoCs™' at Samsung SAFE Forum
- JCET Launches Next-Generation Power Module Packaging and Test Solutions for AI Data Centers
- As Chips Go Vertical, Metrology Struggles to Keep Up
- Silicon Box Secures SGD 100M Financing to Accelerate Growth in Advanced Packaging