When Can I Buy A Chiplet?
Progress is being made in the development of a chiplet ecosystem, but there are many barriers that must be overcome before a thriving marketplace can exist.
By Brian Bailey, Semiconductor Engineering | July 17th, 2025
One year ago, Semiconductor Engineering conducted its first roundtable to find out the true state of the industry for chiplets. At that event, it was stated that no chiplet had ever been reused in a design for which it was not initially intended. How much has changed over the past year? Returning from last year were Mark Kuemerle, vice president of technology for Marvell; Letizia Giuliano, vice president for product marketing and management at Alphawave Semi; Hee-Soo Lee, HSD segment lead for Keysight; Mick Posner, senior product group director for Cadence’s Compute Solutions Group; and Rob Kruger, product management director for Synopsys’ multi-die strategy solutions group. What follows are excerpts from a roundtable discussion held at this year’s Design Automation Conference.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Cadence to Buy Artisan to Support Chiplet, 3D IC Future
- Socionext Unveils "Flexlets™", a Configurable Chiplet Ecosystem to Accelerate Multi-die Silicon Innovation
- Chiplet Technology in Automotive Applications: A Cost-Effective Path to Advanced Electronics
- Baya Systems Accelerates Global Expansion with New U.K. Office for AI and Chiplet Innovation
Latest News
- SkyeChip’s UCIe 3.0 Advanced Package PHY IP for SF4X Listed on Samsung Foundry CONNECT
- Arteris Network-on-Chip Technology Achieves Deployment Milestone of 4 Billion Chips and Chiplets
- Empower Introduces High-Density Embedded Silicon Capacitors to Advance Next-Generation AI and HPC Performance
- AI Elevates Production Management’s Importance in the ASIC Value Chain
- Omni Design Technologies Advances 200G-Class Co-Packaged Optics IP Portfolio for Next-Generation AI Infrastructure