Getting the Most Out of ATE Test Seconds in the Chiplet Age
By Ira Leventhal, Advantest
EETimes (March 27, 2024)

In the 2023 movie BlackBerry, the head of AT&T Cingular explains to the BlackBerry CEO about Cingular’s strategy to sell data plans with the newly introduced Apple iPhone: “Do you know what the problem with selling minutes is? There’s only one minute in a minute.” As someone working for a company selling “test seconds” for semiconductor devices, this got me thinking that there’s only one test second in a second. And while our customers may accept some additional test seconds to get a device to market quickly, those seconds need to settle back down to typical levels once devices ramp to high volume—or else those additional test seconds are coming right out of our customer’s bottom line.
Rapidly increasing design complexity, heterogenous integration packaging, and greater adoption of system-level test insertions are all drivers for increasing test seconds, yet there is no secret stash of money available to fund this increase. So, the challenge is, how can we provide more than one test second’s worth of value in a single second?
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- World’s first UCIe heterogeneous chiplet test chip
- Ayar Labs Welcomes Intel Veteran Pooya Tadayon as VP of Packaging and Test
- ISE Labs Investment Secures the Establishment of New Site for Semiconductor Packaging and Test in Mexico
- YorChip and Digitho developing breakthrough 2D Chiplet Packaging for Mass Markets
Latest News
- GUC Announces Tape-out of UCIe 64G IP on TSMC N3P Technology
- GLS and APES Announce Advanced Semiconductor Packaging Partnership
- Ayar Labs Names Sankara Venkateswaran as Vice President of Engineering
- Baya Systems and Aion Silicon Partner to Accelerate Next-Generation SoC and Chiplet Designs
- ADTechnology and Fraunhofer IIS Join Forces for Advanced ASIC and Chiplet Development