World’s first UCIe heterogeneous chiplet test chip
By Nick Flaherty, eeNews Europe (December 18, 2023)

Synopsys and Intel have developed the first test chip with the Universal Chiplet Interconnect Express (UCIe) protocol used to connect chiplets made on different processes.
The test chip demonstrated UCIe traffic between Synopsys UCIe PHY IP and Intel UCIe PHY IP, simulating each test chip using the Synopsys VCS functional verification tool.
Intel’s test chip, Pike Creek, consists of an Intel UCIe IP chiplet fabricated on Intel 3 technology and was paired with a Synopsys UCIe IP test chip fabricated on the TSMC N3 process. The successful pairing mimics the mixing and matching of dies that can occur in real-world multi-die systems, demonstrating that this approach is commercially viable.
To read the full article, click here
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related News
- Ayar Labs Unveils World's First UCIe Optical Chiplet for AI Scale-Up Architectures
- Analogue Insight and Tetrivis Announce Joint Development of “Eurytion RFK1”, a UCIe based 12 nm Ka/Ku-Band RF Chiplet Transceiver
- BOS Joins VESA and UCIe to Advance Global Standards in Display and Chiplet Technology
- InPsytech Tapes Out F2F SoIC Design Compliant with UCIE 2.0 Standard Enabling High-Speed Interconnects for 3D Heterogeneous Integration
Latest News
- Tenstorrent Releases Open Source Beta of the Open Chiplet Atlas® (OCA) Harness
- Building Out Advanced Packaging Portfolio, JCET Delivers Steady Revenue Growth and Improved Profitability in Q3 YTD 2026
- Egis Group and SiPearl Sign Strategic Cooperation and Investment Agreements to Expand Opportunities on a Global Scale
- Unigen Expands AI Module and Server Compute Collaboration to EdgeCortix RAIDEN Platform
- Amkor Technology and NVIDIA Advance Strategic Partnership for AI Infrastructure