Advanced packaging blurs line between monolithic chip and packaged assembly of heterogeneous chips: NAPMP NoI
By Pradeep Chakraborty, Pradeep’s TechPoints (July 17, 2024)
Dr. Subramanian S. Iyer, Senior Technical Advisor, CHIPS NAPMP, recently provided the notice of intent (NoI).
National Advanced Packaging Manufacturing Program (NAPMP) will drive US leadership in advanced packaging and provide the technology needed for packaging manufacturing in the United States. NAPMP will develop critical and relevant innovations for advanced packaging technologies and accelerate their scaled transition to US manufacturing entities.
Within a decade, NAPMP-funded activities, coupled with CHIPS manufacturing incentives, will establish a vibrant, self-sustaining, profitable, high-volume, domestic, advanced packaging industry where advanced-node chips manufactured in the U.S. are packaged in the U.S. We expect the technology developed to be leveraged in new applications and market sectors and at scale.
Packaging roadmaps include NIST-sponsored roadmaps such as MRHIEP, MAESTRO, and MAPT. Other roadmaps include HIR and IRDS. All aspects of technologies are required to develop leading-edge onshore advanced packaging manufacturing capability.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Biden-Harris Administration Announces CHIPS Incentives Awards with Absolics and Entegris to Support Development of Advanced Packaging Technology and Onshore Materials for Leading-Edge Chip Production
- YES Selected to Deliver Full Portfolio of Advanced Packaging Tools for Glass Panel AI and HPC Applications by a Leading AI Infrastructure Supplier
- SCHMID Announces Successful Delivery and Installation of its InfinityLine C+ System to a Leading Japanese Advanced Packaging Customer
- The Thermal Mismatch Problem Constraining Large-Format AI Chips Has Been Solved: ACCM's Celeritas HM50 & HM001 Address Warpage, Package Bow, and Signal Loss
Latest News
- Tower Semiconductor Signs Customer Contracts for $1.3 Billion Silicon Photonics Revenue for 2027
- IC-Link by imec joins TSMC 3DFabric® Alliance to accelerate advanced packaging and 3D IC innovation
- EXTOLL announces Availability of Industry's first 16G UCIe PHY IP in GlobalFoundries 22FDX/22FDX+ Ready for Customer Integration
- NHanced Semiconductors & the University of Florida to Present on Hybrid Bonding Reliability at the 2026 Electronic Components & Technology Conference in Orlando
- Wooptix Targets AI Packaging Bottleneck with Astronomy Tech