A sneak peek at chiplet standards
By Majeed Ahmad, EDN (September 4, 2023)

The scaling of system-on-chip (SoC) architectures is hitting the wall, paving the way for die-to-die interconnect in heterogenous single-package systems commonly known as chiplets. But while these chiplet-optimized interconnect technologies are gaining significant traction, they are still in their infancy.
That makes chiplet interconnect standards crucial for the new multi-die semiconductors era. Below is a brief outline of three standards that are considered critical in the present evolution of chiplets. These standards will likely play a vital role in creating an open chiplet ecosystem.
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related News
- 400Gbps/800Gbps IOWN APN demonstration at OFC2024 by multi-vendor products leveraging photonics-electronics convergence device and open standards
- A closer look at Arm’s chiplet game plan
- VeriSilicon: At present, the company's chiplet business is progressing smoothly
- Brewer Science to Present Temporary Bonding Materials for Chiplet Integration at 2025 Critical Materials Council (CMC) Conference
Latest News
- Fujitsu launches made-in-Japan next-generation CPU FUJITSU-MONAKA and Fujitsu MONAKA Server for sovereign AI infrastructure
- Signaloid joins Open Chiplet Atlas Alliance and Announces Plans to Make Its UxHw ASICs Available via OCA Ecosystem
- Lorentz Solution Jointly Presents with NVIDIA on Automated Large-Scale Chip-Level 3D EM Extraction and Sign-off of Ultra-High-Speed Silicon Photonics and IC/3DIC Designs at 2026 TSMC OIP
- Alchip Technologies Showcases Advanced ASIC Design and Packaging at AI Infra Summit 2026
- NcodiN Appoints Carlo Guareschi as Chief Business Officer, Yacine Halioua as Chief Product Officer, and Zachary Cho as General Manager, France