A sneak peek at chiplet standards
By Majeed Ahmad, EDN (September 4, 2023)

The scaling of system-on-chip (SoC) architectures is hitting the wall, paving the way for die-to-die interconnect in heterogenous single-package systems commonly known as chiplets. But while these chiplet-optimized interconnect technologies are gaining significant traction, they are still in their infancy.
That makes chiplet interconnect standards crucial for the new multi-die semiconductors era. Below is a brief outline of three standards that are considered critical in the present evolution of chiplets. These standards will likely play a vital role in creating an open chiplet ecosystem.
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related News
- CoAsia SEMI Unveils Advanced Strategy for Next-Generation Chiplet Platform 'CoCs™' at Samsung SAFE Forum
- 400Gbps/800Gbps IOWN APN demonstration at OFC2024 by multi-vendor products leveraging photonics-electronics convergence device and open standards
- A closer look at Arm’s chiplet game plan
- VeriSilicon: At present, the company's chiplet business is progressing smoothly
Latest News
- proteanTecs Unveils Advanced Packaging Solutions to Improve Yield, Performance, and Reliability of Multi-Die Systems
- JCET Advances High-Aspect-Ratio TSV Technology for 2.5D and 3D Packaging
- Semiconductor Research Corporation Launches SPARC, Accelerating Industry-Driven University Research for the Next Generation of Semiconductor Innovation
- The world’s first technology 'Silicon Motherboard' Circuits are formed on both sides of the silicon substrate, reducing mounting footprint by 80%
- Avicena Ships World's First 1Tbps Evaluation Kits, Extending Its Leadership in microLED Optical Interconnects