A sneak peek at chiplet standards
By Majeed Ahmad, EDN (September 4, 2023)

The scaling of system-on-chip (SoC) architectures is hitting the wall, paving the way for die-to-die interconnect in heterogenous single-package systems commonly known as chiplets. But while these chiplet-optimized interconnect technologies are gaining significant traction, they are still in their infancy.
That makes chiplet interconnect standards crucial for the new multi-die semiconductors era. Below is a brief outline of three standards that are considered critical in the present evolution of chiplets. These standards will likely play a vital role in creating an open chiplet ecosystem.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- 400Gbps/800Gbps IOWN APN demonstration at OFC2024 by multi-vendor products leveraging photonics-electronics convergence device and open standards
- A closer look at Arm’s chiplet game plan
- Opportunities Unleashed by Chiplet Technology: A New Era for the Semiconductor Industry
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
Latest News
- NLM Photonics and Spark Photonics Partner to Advance Organic Hybrid Solutions
- Marvell Announces Acquisition of Polariton Technologies, Advancing Optical Performance Scaling to 3.2T and Beyond
- Alchip to Showcase Advanced AI ASIC Technologies at TSMC 2026 Technology Symposium
- CEZAMAT Boosts Advanced Photonics R&D with State-of-the-Art UV Nanoimprint System from EV Group
- Pat Gelsinger joins Syenta's board as Playground Global and NRF lead A$37M raise