A sneak peek at chiplet standards
By Majeed Ahmad, EDN (September 4, 2023)

The scaling of system-on-chip (SoC) architectures is hitting the wall, paving the way for die-to-die interconnect in heterogenous single-package systems commonly known as chiplets. But while these chiplet-optimized interconnect technologies are gaining significant traction, they are still in their infancy.
That makes chiplet interconnect standards crucial for the new multi-die semiconductors era. Below is a brief outline of three standards that are considered critical in the present evolution of chiplets. These standards will likely play a vital role in creating an open chiplet ecosystem.
To read the full article, click here
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related News
- 400Gbps/800Gbps IOWN APN demonstration at OFC2024 by multi-vendor products leveraging photonics-electronics convergence device and open standards
- A closer look at Arm’s chiplet game plan
- VeriSilicon: At present, the company's chiplet business is progressing smoothly
- Brewer Science to Present Temporary Bonding Materials for Chiplet Integration at 2025 Critical Materials Council (CMC) Conference
Latest News
- OpenLight Adds Former GlobalFoundries Silicon Photonics Leader Kevin Soukup and Semiconductor Veteran Kirk Ouellette to Executive Team
- Marvell to Showcase Industry-First 2nm Optical Technology Demos for AI Data Center Infrastructure at ECOC 2026
- AI Chip Packaging Pushes Beyond Reticle Limits, with CoWoS-L Set to Remain the Mainstream Advanced Packaging Solution Through 2028
- onsemi Introduces the Embedded Power Platform, a Breakthrough Architecture for the AI Era
- GlobalFoundries and Marvell expand collaboration for next-generation optical connectivity