The Chiplet Revolution
Reducing demands on a single chip by using smaller chips dedicated to specific functions.
When Mark Kuemerle, vice president of technology at semiconductor manufacturer Marvell, needed to familiarize some new engineering hires with one of the challenges facing their industry, he borrowed a bunch of LEGO blocks from his kids. He presented the group with a select number of mismatched blocks. The pieces, Kuemerle explained to his new initiates, were meant to represent different chips with particular functions.
Traditionally, all the critical components of a semiconductor have been packaged onto a single piece of silicon, an approach called homogeneous integration. The exercise Kuemerle proposed reflected a design strategy called heterogeneous integration, which pulls together different chips, known as chiplets, with their own specific functions. These chiplets can vary not only in terms of what they are designed to do, but also in their size and specifications. A memory chip might be relatively small, for example, and one designed for machine learning tasks much larger.
To read the full article, click here
Related Chiplet
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
Related Blogs
- The Chiplet Revolution
- UCIe and Automotive Electronics: Pioneering the Chiplet Revolution
- Silicon Creations is Enabling the Chiplet Revolution
- Inside the Chiplet Revolution: How Arm’s Compute Subsystems Platform is Democratizing Custom AI Silicon
Latest Blogs
- How Intel Foundry Packaging Technologies Redefine AI and HPC Scalability Limits at ECTC 2026
- From complexity to simplicity: Scaling and future-proofing chiplets with AMBA®︎ CHI C2C property negotiation
- High-Speed Heterogeneous Integration with Multiphysics Analysis for TSMC SoW-X
- Chiplet Realization Beyond the Package: Why the Next AI Bottleneck Moves to the Interposer-to-PCB Boundary
- Advancing UCIe Performance: Enabling 40G for Next-Generation Multi-Die Designs