Moderating Our Open Chiplet Enthusiasm. A NoC Perspective
February 14, 2024
I recently talked with Frank Schirrmeister (Solutions & Business Development, Arteris) on the state of progress to the open chiplet ideal. You know – where a multi-die system in package can be assembled with UCIe (or other) connections seamlessly connecting data flows between dies. If artificial general intelligence and industrial-scale quantum computing are right around the corner, surely any remaining issues in open chiplet design should be a snap to resolve? According to Frank, the answer is yes and no. For a couple of privileged groups, anything is possible and is being put into practice today. For larger open markets, not so much, at least not in the near term.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Blogs
- Addressing the Colossal Challenge of System Co-Optimization with a Holistic Chiplet Design Methodology
- Accelerating Early-Stage explorations with Virtual Prototyping for a thriving multi-vendor chiplet ecosystem
- OCP Open Chiplet Economy is Leading the Next Wave of AI: Inference
- UCIe InterOp Testchip Unleashes Growth of Open Chiplet Ecosystem
Latest Blogs
- UCIe Full Signal Integrity Analysis Flow
- From horsepower to high-performance compute: automotive chiplets take the leap towards autonomous edge computing
- Designing the Future We Can Verify: A Vision for Multi-Die Design, STCO, and Trustworthy AI
- Wafer-Scale vs. Chiplets: The new war? - Part 2: Two Paths, One Wall
- Wafer-Scale vs. Chiplets: The new war?