Cadence and AVCC to Advance Physical AI Innovations for Autonomous Vehicles

Cadence has joined the Autonomous Vehicle Computing Consortium (AVCC), marking a significant step forward in Cadence's commitment to advancing autonomous vehicle technology for the physical AI era by working with industry leaders to define high-performance computing (HPC) and safety solutions for next-generation autonomous vehicle systems.

By joining the AVCC, Cadence will contribute to developing high-performance system architecture and robust safety standards essential to managing the increasing demand for real-time image and vision processing in autonomous vehicles. This collaboration demonstrates Cadence's focus on delivering innovative solutions to ensure autonomous driving technology's safety, reliability, and efficiency.

Driving High-Performance Computing and Safety Standards

The development of systems on chip (SoCs) for automotive vehicles presents unique challenges. Automotive customers often aim to aggressively leverage existing chiplets from partners, which necessitates the establishment of common chiplet partitioning to ensure seamless collaboration. Additionally, managing different product lines based on a set of chiplets further reinforces the need for shared partitioning frameworks. To address these requirements effectively, the work of the AVVC to collaboratively define common chiplet partitioning standards is crucial.

Beyond partitioning, it is essential to address interoperability with functional safety between chiplets, a requirement specific to the automotive market. Since various SoC builders will construct their systems separately, defining functional safety requirements collaboratively is a vital step toward ensuring the reliability and safety of these autonomous systems. This shared approach paves the way for robust industry standards, fostering innovation and accelerating the deployment of advanced automotive technologies.

Cadence will play a key role in setting benchmarks for performance and safety within the AVCC. These benchmarks will include requirements for real-time processing capabilities and security protocols, addressing critical challenges such as cybersecurity threats, system reliability, and fail-safe mechanisms in autonomous vehicles. Cadence's efforts will ensure interoperable system solutions and enhanced standards, fostering innovation across the industry.

Pioneering Innovations with Chiplets

Additionally, Cadence's expertise in modular chiplets will significantly contribute to the consortium's efforts. By leveraging its chiplet framework, Cadence aims to deliver scalable chip architectures that streamline upgrades, facilitate customization, and reduce costs for autonomous vehicle applications. This modular approach enables secure, high-speed communication between various chiplets, ensuring seamless integration and safety without compromising performance.

In November 2024, Cadence announced a groundbreaking achievement with the development and successful tapeout of its Arm-based system chiplet, showcasing Cadence's dedication to driving industry-leading solutions for applications such as automotive automated driver assistance (ADAS), robotics, and drones through its chiplet architecture and framework. It is this type of industry-leading innovation that Cadence will contribute to the consortium's efforts.

"Cadence is committed to driving the next wave of physical AI innovation in autonomous vehicle technology by addressing key challenges in performance, safety, and interoperability. Our collaboration with the AVCC reinforces our mission to deliver cutting-edge solutions that transform the autonomous driving landscape," said David Glasco, vice president, Research and Development, Silicon Solutions Group, Cadence.

"AVCC is thrilled to welcome Cadence as a member," said Sarah LaLiberte, vice president of AVCC. "Their expertise in high-performance computing, chiplet architectures, and functional safety aligns perfectly with our mission to drive innovation in autonomous vehicle technology. Collaboration is key to solving the industry's most complex challenges, and Cadence's leadership in silicon design and system integration will help accelerate the development of scalable, interoperable, and safety-driven solutions for next-generation autonomous systems."

Learn more about Cadence chiplets and AI IP platform.