Towards Future Microsystems: Dynamic Validation and Simulation in Chiplet Architectures
By Shailesh Chouhan, Jerker Delsing, Cristina Paniagua
Luleå University of Technology, Luleå, Sweden and D-Chiplet AB, Luleå, Sweden
Abstract
This paper presents an in-depth exploration of dynamic simulation methodologies and validation techniques for microsystems instantiated within chiplet architectures. As the demand for modular and scalable electronic systems grows, chiplet-based designs have emerged as an important solution, enabling higher performance and flexibility compared to monolithic systems. We introduce an approach for simulating and testing the integration of hardware and software components in microsystems with associated microservices using a ServiceOriented Architecture (SOA) tailored for chiplet environments.
Our methodology centers on developing a Chiplet Control Plane. This plane orchestrates microsystem components, exposes them as microservices, and optimizes resource allocation and system functionality through dynamic instantiation. For the purpose a comprehensive V&V process is proposed. It employs advanced modeling tools that support the creation of digital twins of the microsystems. These models are crucial for predeployment testing and V&V, ensuring that each component interacts correctly within the chiplet framework and adheres to specified performance metrics.
The implications of this work extend to improving the predictability and reliability of complex electronic systems, driving forward the capabilities of modern computing infrastructures.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Technical Papers
- The Revolution of Chiplet Technology in Automotive Electronics and Its Impact on the Supply Chain
- Small Dies, Big Dreams: Challenges and Opportunities in Chiplet Commoditization
- High-Bandwidth Chiplet Interconnects for Advanced Packaging Technologies in AI/ML Applications: Challenges and Solutions
- Defect Analysis and Built-In-Self-Test for Chiplet Interconnects in Fan-out Wafer-Level Packaging
Latest Technical Papers
- Leveraging Chiplet-Locality for Efficient Memory Mapping in Multi-Chip Module GPUs
- Towards Future Microsystems: Dynamic Validation and Simulation in Chiplet Architectures
- Self-Attention to Operator Learning-based 3D-IC Thermal Simulation
- Open Chiplet Architecture
- DeepOHeat-v1: Efficient Operator Learning for Fast and Trustworthy Thermal Simulation and Optimization in 3D-IC Design