Novel Assembly Approaches For 3D Device Stacks
ECTC progress report on enabling technologies, including cooling chiplets, 1µm hybrid bonding, RDL buildups, and co-packaged optics
By Laura Peters, Semi Engineering | June 30, 2025
The next big leap in semiconductor packaging will require a slew of new technologies, processes, and materials, but collectively they will enable orders of magnitude improvement in performance that will be essential for the AI age.
Not all of these issues are fully solved, the recent Electronic Components Technology Conference (ECTC) provided a glimpse into the huge leaps in progress that have been made over the past couple years since the rollout of ChatGPT shocked the tech world into overdrive. AMD, TSMC, Samsung, Intel, and many equipment suppliers detailed improvements in hybrid bonding, glass core substrates, cooling by microchannels or direct cooling, and heat removal with backside power schemes.
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- imec: New Methods for 2.5D and 3D Integration
- DreamBig Semiconductor Announces Partnership with Samsung Foundry to Launch Chiplets for World Leading MARS Chiplet Platform on 4nm FinFET Process Technology Featuring 3D HBM Integration to Solve Scale-up and Scale-out Limitations of AI for the Masses
- Onto Innovation Advances Process Control Suite for 3D Interconnect Yields
- EV Group Highlights Revolutionary Temporary Wafer Bonding and Debonding Solution for HBM and 3D DRAM at SEMICON Korea
Latest News
- Novel Assembly Approaches For 3D Device Stacks
- Resonac and PulseForge Unite to Advance Photonic Debonding for Next-Gen Semiconductor Packaging
- Arm: Chiplets Can’t Deliver on TCO Without an Ecosystem
- Distributing Intelligence Inside Multi-Die Assemblies
- Siemens streamlines design and analysis of complex, heterogeneously integrated 3D ICs