With “Big Chip,” China Lays Out Aspirations For Waferscale
By Timothy Prickett Morgan
January 3, 2024 -- The end of Moore’s Law – the real Moore’s Law where transistors get cheaper and faster with every process shrink – is making chip makers crazy. And there are two different approaches to making more capacious but usually not faster compute engines – breaking devices into chiplets and linking them together or etching them on an entire silicon wafer – plus a third overlay that both approaches can employ with 2.5D and 3D stacking of chips to extend capacity and function.
No matter what, all of these approaches live under the tyranny of the reticle limit of the lithography equipment that is used to etch chips.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Athos Spins Out Of Mercedes With Chiplet Concept for AVs
- InPsytech Tapes Out F2F SoIC Design Compliant with UCIE 2.0 Standard Enabling High-Speed Interconnects for 3D Heterogeneous Integration
- Baya Systems Accelerates Global Expansion with New U.K. Office for AI and Chiplet Innovation
- CHASSIS: European mobility, semiconductor, and software heavyweights team up with research in joint initiative for automotive chiplet technology
Latest News
- Lightmatter Unveils Guide DR: Industry First Liquid-Cooled Laser NIC that Quadruples Rack Density
- EXTOLL and Chip Interfaces introduce the Industry´s first Integrated UCIe IP Solution for GlobalFoundries FDX Technology
- Lam Research Establishes Panel-Level Packaging Center of Excellence in Salzburg, Austria
- AMD Announces More Than $10 Billion in Taiwan Ecosystem Investments to Accelerate AI Infrastructure
- Asahi Kasei Develops Novel Photosensitive Polyimide Film for Advanced Panel-Level Semiconductor Packaging