With “Big Chip,” China Lays Out Aspirations For Waferscale
By Timothy Prickett Morgan
January 3, 2024 -- The end of Moore’s Law – the real Moore’s Law where transistors get cheaper and faster with every process shrink – is making chip makers crazy. And there are two different approaches to making more capacious but usually not faster compute engines – breaking devices into chiplets and linking them together or etching them on an entire silicon wafer – plus a third overlay that both approaches can employ with 2.5D and 3D stacking of chips to extend capacity and function.
No matter what, all of these approaches live under the tyranny of the reticle limit of the lithography equipment that is used to etch chips.
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related News
- Athos Spins Out Of Mercedes With Chiplet Concept for AVs
- Baya Systems Accelerates Global Expansion with New U.K. Office for AI and Chiplet Innovation
- CHASSIS: European mobility, semiconductor, and software heavyweights team up with research in joint initiative for automotive chiplet technology
- NewPhotonics® Introduces Industry-First Serviceable Near-Packaged Optics (NPO) Chiplet Solution with Interoperability for 1.6T
Latest News
- YorChip and Digitho announce UniPack Advanced Packaging
- Industry Leaders Formally Launch CPO System Architecture Initiative Within the Open Compute Project
- Point2 Completes $136M Series B Funding with Arm, LB Investment, and Maverick Silicon
- Multibeam Appoints Interim CFO Following $200M Funding Milestone
- Multibeam Signs $140 Million Letter of Intent with the U.S. Department of Commerce