The chiplet future could be harmonious
By Caroline Hayes, Electronics Weekly | July 17, 2025
There is a general consensus and belief that chiplets are the future, said Abhijeet Chakraborty, VP engineering, Synopsys. There are, however, no illusions about some of the challenges or obstacles that have to be addressed, he added.
The first of these is interoperability and standards. Access to chiplets is essential to design any complex, large system, Chakraborty told Electronics Weekly shortly after participating in a chiplets panel discussion at DAC. “While there are many vendors, the customer has to various tradeoffs, such as cost, which package to use, 2.5D or vertical stacking, thermal issues and power profiles, as well as how to model and how to represent them,” he said.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Alphawave Semi Highlights Why the Next Generation of AI Advances Demand Chiplet Architectures at EE Times: The Future of Chiplets
- NHanced Semiconductors Announces Delivery of the First Next-Generation Hybrid Bonding System from BE Semiconductor Industries
- YorChip predicts 2026 will be the year of the chiplet
- Alphawave Semi to Reveal Ecosystem and Key Architectures Unlocking Generative AI Potential at EE Times' "Chiplets: Building the Future of SoCs" Seminar
Latest News
- Ayar Labs Closes $500M Series E, Accelerates Volume Production of Co-Packaged Optics
- NanoIC opens access to first-ever fine-pitch RDL and D2W hybrid bonding interconnect PDKs
- GUC Announces Tape-out of UCIe 64G IP on TSMC N3P Technology
- GLS and APES Announce Advanced Semiconductor Packaging Partnership
- Ayar Labs Names Sankara Venkateswaran as Vice President of Engineering