How 3D-IC Will Change Chip Design
Stacking dies will dramatically improve performance, but it’s still a work in progress.
By Ed Sperling, Semi Engineering | October 8, 2025
Semiconductor Engineering sat down to discuss 3D-IC design challenges and the impact on stacked die on EDA tools and methodologies, with John Ferguson, senior director of product management at Siemens EDA; Mick Posner, senior product group director for chiplet at IP solutions in Cadence‘s Compute Solutions Group; Mo Faisal of Movellus; Chris Mueth, new opportunities business manager at Keysight Technologies, and Amlendu Shekhar Choubey, senior director of product management for Synopsys‘ 3D-IC compiler platform.
To read the full article, click here
Related Chiplet
- High Performance Droplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
Related News
- Cadence and Samsung Foundry Accelerate Chip Innovation for Advanced AI and 3D-IC Applications
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC’s A16 and N2P Process Technologies
- Cadence Accelerates SoC, 3D-IC and Chiplet Design for AI Data Centers, Automotive and Connectivity in Collaboration with Samsung Foundry
- Alchip Unveils AI 3DIC Design and IP Platform
Latest News
- Cadence Launches Partner Ecosystem to Accelerate Chiplet Time to Market
- Ambiq and Bravechip Cut Smart Ring Costs by 85% with New Edge AI Chiplet
- TI accelerates the shift toward autonomous vehicles with expanded automotive portfolio
- Where co-packaged optics (CPO) technology stands in 2026
- Qualcomm Completes Acquisition of Alphawave Semi