The Race To Glass Substrates
By Gregory Haley, SemiEngineering (May 29, 2024)
Replacing silicon and organic substrates requires huge shifts in manufacturing, creating challenges that will take years to iron out.
The chip industry is racing to develop glass for advanced packaging, setting the stage for one of the biggest shifts in chip materials in decades — and one that will introduce a broad new set of challenges that will take years to fully resolve.
Glass has been discussed as a replacement material for silicon and organic substrates for more than a decade, primarily in multi-die packages. But with Moore’s Law running out of steam, the shift away from planar chips to advanced packaging is now almost a given for leading-edge designs. The challenge now is how to build these devices more efficiently, and glass has emerged as a key enabler at the leading edge of packaging and lithography. Intel announced last year that it would introduce glass substrates in the latter part of this decade. And the U.S. government awarded Absolics, an affiliate of Korea’s SKC, $75 million under the U.S. CHIPS Act to build a 120,000 square-foot facility in Georgia to make glass substrates.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Glass Core Substrates and Interposers for Advanced Packaging: Insights from the Intellectual Property Landscape
- Biden-Harris Administration Announces Preliminary Terms with Absolics to Support Development of Glass Substrate Technology for Semiconductor Advanced Packaging
- SCHMID Group Takes Next Step Towards Advanced Packaging for Integrated Circuits with Glass Cores
- Shin-Etsu Chemical: Developing equipment to manufacture semiconductor package substrates for the back end process and pursuing a new manufacturing method
Latest News
- JCET Opens New High-Density 3D System Integration Facility
- Kandou AI Demonstrates Revolutionary 260 Gbps Tigerwing™ Chip-to-Chip Interface in Silicon at 2026 TSMC Europe Technology Symposium
- InPsytech Highlights UCIe Innovation at COMPUTEX with UCIe Live Demo and Ultra-high speed ONFI 6400 Development
- Photonics: A Foundational Scaling Layer for AI-Era Computing
- Ayar Labs Joins NVIDIA NVLink™ Fusion Ecosystem to Bring Co-Packaged Optics to Rack-Scale AI Infrastructure