First Forays Into True 3D-IC Designs
Risk is high for pioneers of chiplet stacking, but the rewards could be significant. This will get easier, though.
By Ed Sperling, Semi Engineering | September 25th, 2025
Semiconductor Engineering sat down to discuss initial forays into 3D-ICs and what problems early adopters will encounter, with John Ferguson, senior director of product management at Siemens EDA; Mick Posner, senior product group director for chiplet at IP solutions in Cadence‘s Compute Solutions Group; Mo Faisal of Movellus; Chris Mueth, new opportunities business manager at Keysight Technologies, and Amlendu Shekhar Choubey, senior director of product management for Synopsys‘ 3D-IC compiler platform.
To read the full article, click here
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related News
- Ansys Enables 3D Multiphysics Visualization of Next-Generation 3D-IC Designs with NVIDIA Omniverse
- Ansys Thermal and Multiphysics Solutions Certified for Intel 18A Process and 3D-IC Designs
- SEMIFIVE Strengthens AI ASIC Market Position Through IPO “Targeting Global Markets with Advanced-nodes, Large-Die Designs, and 3D-IC Technologies”
- Keysight Unveils 3D Interconnect Designer for Chiplet and 3DIC Advanced Package Designs
Latest News
- Tenstorrent Releases Open Source Beta of the Open Chiplet Atlas® (OCA) Harness
- Building Out Advanced Packaging Portfolio, JCET Delivers Steady Revenue Growth and Improved Profitability in Q3 YTD 2026
- Egis Group and SiPearl Sign Strategic Cooperation and Investment Agreements to Expand Opportunities on a Global Scale
- Unigen Expands AI Module and Server Compute Collaboration to EdgeCortix RAIDEN Platform
- Amkor Technology and NVIDIA Advance Strategic Partnership for AI Infrastructure