Executive Outlook: Chiplets, 3D-ICs, and AI
Trouble spots, and some solutions, for the next wave of high-performance semiconductors.
By Ed Sperling, Semi Engineering | May 29, 2025
Semiconductor Engineering sat down to discuss chiplets and the challenges of moving to 3D-ICs with Bill Mullen, Ansys fellow; John Ferguson, senior director of product management at Siemens EDA; Chris Mueth, senior director of new markets and strategic initiatives at Keysight; Albert Zeng, senior engineering group director at Cadence; Anand Thiruvengadam, senior director and head of AI product management at Synopsys. What follows are excerpts of that discussion, which was held in front of a live audience at ESD Alliance 2025.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- AI and Chiplets Prominent at TSMC OIP 2025
- Intel moves to chiplets for automotive AI
- Breaking the Memory Wall: How d-Matrix Is Redefining AI Inference with Chiplets
- CoAsia SEMI and Rebellions Join Forces to Jointly Develop Next-Generation AI Chiplet Based on REBEL
Latest News
- NIST Researchers Develop Photonic Chip Packaging That Can Withstand Extreme Environments
- Rebellions Closes $400 Million Pre-IPO and Launches RebelRack™ and RebelPOD™ to Accelerate Global Expansion
- EdgeCortix Looks To Chiplets For Third-Gen Reconfigurable AI Chip
- Agileo Automation Launches Agil'EDA to Accelerate SEMI EDA Adoption for Semiconductor Equipment OEMs
- AEM and ASE Enter Strategic Partnership to Accelerate AI and HPC Test Innovation