Breaking the Memory Wall: How d-Matrix Is Redefining AI Inference with Chiplets
By Maurizio Di Paolo Emilio, embedded.com | April 23, 2025
As AI workloads push the limits of performance, power efficiency, and memory bandwidth, chiplets are rapidly emerging as the architectural solution of choice. In this interview, Sree Ganesan, Vice President of Product at d-Matrix, dives deep into how its pioneering chiplet-based platform is revolutionizing AI inference. From solving the memory wall with Digital In-Memory Computing (DIMC) to enabling seamless multi-chiplet communication via custom interconnects, d-Matrix reveals how its innovations are unlocking 10x faster token generation, 3x better energy efficiency, and a scalable roadmap for generative AI.
To read the full article, click here
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related News
- Skymizer and VIA NEXT Collaborate to Advance Next-Generation AI Inference Infrastructure and Chiplet Integration Ecosystem
- D-Matrix Targets Fast LLM Inference for ‘Real World Scenarios’
- EdgeCortix Awarded New 3 Billion Yen NEDO Project to Develop Advanced Energy-Efficient AI Chiplet for Edge Inference and Learning
- Ambiq and Bravechip Cut Smart Ring Costs by 85% with New Edge AI Chiplet
Latest News
- Silicon Austria Labs Adopts PulseForge Photonic Debonding Technology to Accelerate Advanced Packaging and Heterogeneous Integration Research
- Powerlattice Demonstrates Industry’s First Monolithic IVR Chiplet to Break the AI Power Wall
- Von Aredenne Addresses Semiconductor Panel-Level Packaging Market with New HiPIMS Deposition Solution
- PFN and Tenstorrent Selected for NEDO Project on “xPU Design and Development Incorporating Photonics Electronics Integration Technology”
- Tenstorrent Releases Open Source Beta of the Open Chiplet Atlas® (OCA) Harness