Breaking the Memory Wall: How d-Matrix Is Redefining AI Inference with Chiplets
By Maurizio Di Paolo Emilio, embedded.com | April 23, 2025
As AI workloads push the limits of performance, power efficiency, and memory bandwidth, chiplets are rapidly emerging as the architectural solution of choice. In this interview, Sree Ganesan, Vice President of Product at d-Matrix, dives deep into how its pioneering chiplet-based platform is revolutionizing AI inference. From solving the memory wall with Digital In-Memory Computing (DIMC) to enabling seamless multi-chiplet communication via custom interconnects, d-Matrix reveals how its innovations are unlocking 10x faster token generation, 3x better energy efficiency, and a scalable roadmap for generative AI.
To read the full article, click here
Related Chiplet
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
Related News
- Skymizer and VIA NEXT Collaborate to Advance Next-Generation AI Inference Infrastructure and Chiplet Integration Ecosystem
- D-Matrix Targets Fast LLM Inference for ‘Real World Scenarios’
- EdgeCortix Awarded New 3 Billion Yen NEDO Project to Develop Advanced Energy-Efficient AI Chiplet for Edge Inference and Learning
- CoAsia SEMI and Rebellions Join Forces to Jointly Develop Next-Generation AI Chiplet Based on REBEL
Latest News
- As AI Moves from Training to Inference, Optics Moves Closer to the Chip
- Arteris Announces Collaboration with IC-Link by imec to Accelerate Next-Gen AI and HPC Silicon
- Asahi Kasei Adds New Slitting Facility for SUNFORT™ to Meet Growing Demand for Advanced Semiconductor Packaging
- ACCM Introduces Celeritas SMC: A Production-Ready, Silicon-Matched Core for Advanced Packaging
- Socionext Addresses Datacenter Infrastructure Customer Demands for Advanced SoCs on TSMC A14 Technology