Breaking the Memory Wall: How d-Matrix Is Redefining AI Inference with Chiplets
By Maurizio Di Paolo Emilio, embedded.com | April 23, 2025
As AI workloads push the limits of performance, power efficiency, and memory bandwidth, chiplets are rapidly emerging as the architectural solution of choice. In this interview, Sree Ganesan, Vice President of Product at d-Matrix, dives deep into how its pioneering chiplet-based platform is revolutionizing AI inference. From solving the memory wall with Digital In-Memory Computing (DIMC) to enabling seamless multi-chiplet communication via custom interconnects, d-Matrix reveals how its innovations are unlocking 10x faster token generation, 3x better energy efficiency, and a scalable roadmap for generative AI.
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related News
- Skymizer and VIA NEXT Collaborate to Advance Next-Generation AI Inference Infrastructure and Chiplet Integration Ecosystem
- D-Matrix Targets Fast LLM Inference for ‘Real World Scenarios’
- EdgeCortix Awarded New 3 Billion Yen NEDO Project to Develop Advanced Energy-Efficient AI Chiplet for Edge Inference and Learning
- Sarcina pioneers next-generation UCIe-A/S chiplet interconnects for AI systems
Latest News
- TSMC’s HBM-Packaging Yield Issues Help Intel, Analysts Say
- Qnity Expands AI-Driven Advanced Packaging Capabilities with End-to-End Process Solutions
- proteanTecs Unveils Advanced Packaging Solutions to Improve Yield, Performance, and Reliability of Multi-Die Systems
- JCET Advances High-Aspect-Ratio TSV Technology for 2.5D and 3D Packaging
- Semiconductor Research Corporation Launches SPARC, Accelerating Industry-Driven University Research for the Next Generation of Semiconductor Innovation