Chiplet Ecosystem Slowly Emerges
Before the transition can be made from custom chiplet environments to a standardized off-the-shelf open marketplace, an ecosystem must be created.
By Brian Bailey, Semi Engineering | July 23rd, 2025
Semiconductor Engineering sat down to discuss progress and remaining challenges for designing with chiplets with Mark Kuemerle, vice president of technology for Marvell; Letizia Giuliano, vice president for product marketing and management at Alphawave Semi; Hee-Soo Lee, HSD segment lead for Keysight; Mick Posner, senior product group director for Cadence’s Compute Solutions Group; and Rob Kruger, product management director for Synopsys’ multi-die strategy solutions group. What follows are excerpts from a roundtable discussion held at this year’s Design Automation Conference.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- AMI Brings Firmware Expertise to Arm Total Design Ecosystem to Simplify and Accelerate Development for Arm-based Custom Chiplet Solutions
- Arm’s Chiplet System Architecture eyes ecosystem sweet spot
- Automotive Chiplet Ecosystem Heralds Agility and Flexibility
- Alphawave Semi Taped-Out Industry Leading 64Gbps UCIe™ IP on TSMC 3nm for the IP Ecosystem, Unleashing Next Generation of AI Chiplet Connectivity
Latest News
- JCET Opens New High-Density 3D System Integration Facility
- Kandou AI Demonstrates Revolutionary 260 Gbps Tigerwing™ Chip-to-Chip Interface in Silicon at 2026 TSMC Europe Technology Symposium
- InPsytech Highlights UCIe Innovation at COMPUTEX with UCIe Live Demo and Ultra-high speed ONFI 6400 Development
- Photonics: A Foundational Scaling Layer for AI-Era Computing
- Ayar Labs Joins NVIDIA NVLink™ Fusion Ecosystem to Bring Co-Packaged Optics to Rack-Scale AI Infrastructure