Chiplet Ecosystem Slowly Emerges
Before the transition can be made from custom chiplet environments to a standardized off-the-shelf open marketplace, an ecosystem must be created.
By Brian Bailey, Semi Engineering | July 23rd, 2025
Semiconductor Engineering sat down to discuss progress and remaining challenges for designing with chiplets with Mark Kuemerle, vice president of technology for Marvell; Letizia Giuliano, vice president for product marketing and management at Alphawave Semi; Hee-Soo Lee, HSD segment lead for Keysight; Mick Posner, senior product group director for Cadence’s Compute Solutions Group; and Rob Kruger, product management director for Synopsys’ multi-die strategy solutions group. What follows are excerpts from a roundtable discussion held at this year’s Design Automation Conference.
To read the full article, click here
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related News
- Automotive Chiplet Ecosystem Heralds Agility and Flexibility
- Alphawave Semi Taped-Out Industry Leading 64Gbps UCIe™ IP on TSMC 3nm for the IP Ecosystem, Unleashing Next Generation of AI Chiplet Connectivity
- InPsytech showcases 3nm UCIe 3.0 technology at OCP 2025, Accelerating Innovation in Chiplet Ecosystem
- Open Compute Project Expands Open Chiplet Economy Ecosystem
Latest News
- Chiplets at the Edge: How Modular SoCs Redefine Performance Per Watt
- Visitech Launches 1-micron Maskless Photohead for Advanced Packaging
- GlobalFoundries reaches agreement to establish U.S.-based supply of silicon interposers for advanced AI packaging
- Applied Materials and Intel Collaborate to Accelerate Chipmaking Innovations for AI-Driven Computing
- BOS Semiconductors to Support MIRISE Technologies’ Automotive Chiplet R&D Project