Cadence Rolls Out System Chiplet to Reorganize the SoC
By James Morra, ElectronicDesign (December 18, 2024)
Learn more about the motivations behind Cadence’s new Arm-based system chiplet in the latest installment of The Briefing.
The semiconductor industry is moving out of the monolithic age of the system-on-chip (SoC).
Instead of arranging every building block of IP on the same slab of silicon, the movers and shakers in the chip market are breaking them down and bundling them into separate smaller chiplets. Each of these smaller chiplets can be made using the most optimal process technology for the job in the system. Integrating all of the chips together with 2.5D packaging or 3D integration makes it possible to mimic a single large chip.
In principle, companies could take care of the chiplets at the heart of the processor—for instance, chiplets for general-purpose computing based on CPU cores, or those housing high-performance accelerators such as GPUs. Then they could choose off-the-shelf chiplets for the memory, connectivity, or other features. In practice, most companies construct the chiplets by themselves due to the cost and complexity of adopting third-party chiplets and the limited standards surrounding them.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Cadence to Buy Artisan to Support Chiplet, 3D IC Future
- Cadence Accelerates SoC, 3D-IC and Chiplet Design for AI Data Centers, Automotive and Connectivity in Collaboration with Samsung Foundry
- Cadence Launches Partner Ecosystem to Accelerate Chiplet Time to Market
- Cadence Expands Support for 3Dblox 2.0 Standard with New System Prototyping Flows
Latest News
- Imec unlocks system-level III-V chiplet integration on Si-CMOS by advancing its 300mm RF silicon interposer platform with high-density MIMCAPs, passive modeling, and laser-assisted bonding
- CoAsia SEMI Unveils Advanced Strategy for Next-Generation Chiplet Platform 'CoCs™' at Samsung SAFE Forum
- JCET Launches Next-Generation Power Module Packaging and Test Solutions for AI Data Centers
- As Chips Go Vertical, Metrology Struggles to Keep Up
- Silicon Box Secures SGD 100M Financing to Accelerate Growth in Advanced Packaging