Benefits And Challenges In Multi-Die Assemblies
What makes advanced packaging so attractive to some companies and not others.
By Ed Sperling And Laura Peters, SemiEngineering | April 2nd, 2025
Semiconductor Engineering sat down to discuss chiplets, hybrid bonding, and new materials with Michael Kelly, vice president of Chiplets and FCBGA Integration at Amkor; William Chen, fellow at ASE; Dick Otte, CEO of Promex Industries; and Sander Roosendaal, R&D director at Synopsys Photonics Solutions. What follows are excerpts of that discussion.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Geometry Challenges in Multidie Thermal Management
- Challenges In Managing Chiplet Resources
- Multi-Die Assemblies Complicate Parasitic Extraction
- Synopsys Accelerates AI and Multi-Die Design Innovation on Advanced Samsung Foundry Processes
Latest News
- NanoIC opens access to first-ever fine-pitch RDL and D2W hybrid bonding interconnect PDKs
- GUC Announces Tape-out of UCIe 64G IP on TSMC N3P Technology
- GLS and APES Announce Advanced Semiconductor Packaging Partnership
- Ayar Labs Names Sankara Venkateswaran as Vice President of Engineering
- Baya Systems and Aion Silicon Partner to Accelerate Next-Generation SoC and Chiplet Designs