Benefits And Challenges In Multi-Die Assemblies
What makes advanced packaging so attractive to some companies and not others.
By Ed Sperling And Laura Peters, SemiEngineering | April 2nd, 2025
Semiconductor Engineering sat down to discuss chiplets, hybrid bonding, and new materials with Michael Kelly, vice president of Chiplets and FCBGA Integration at Amkor; William Chen, fellow at ASE; Dick Otte, CEO of Promex Industries; and Sander Roosendaal, R&D director at Synopsys Photonics Solutions. What follows are excerpts of that discussion.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Geometry Challenges in Multidie Thermal Management
- Challenges In Managing Chiplet Resources
- Multi-Die Assemblies Complicate Parasitic Extraction
- Distributing Intelligence Inside Multi-Die Assemblies
Latest News
- The Thermal Mismatch Problem Constraining Large-Format AI Chips Has Been Solved: ACCM's Celeritas HM50 & HM001 Address Warpage, Package Bow, and Signal Loss
- PacTech Launches Scalable Modular Wet-Bench System for Advanced Semiconductor Packaging
- PulseForge Achieves Breakthrough in Ultra-Thin Wafer Processing, Demonstrating Photonic Debonding at less than 10-micron (µm) Silicon
- Credo Agrees to Acquire DustPhotonics, Accelerating Expansion into Silicon Photonics and Next Generation Optical Connectivity
- Rapidus Opens Analysis Center and Rapidus Chiplet Solutions