3D-IC For The Masses
Advanced assemblies have enabled an unprecedented rate of advancement in the data center, especially for neural processing, but can it expand beyond that?
By Brian Bailey, SemiEngineering | March 13, 2025
The concepts of 3D-IC and chiplets have the whole industry excited. It potentially marks the next stage in the evolution of the IP industry, but so far, technical difficulties and cost have curtailed its usage to just a handful of companies. Even within those, they do not appear to be seeing benefits from heterogeneous integration or reuse.
Attempts to make this happen are not new. “A decade ago, we were trying to create an architecture for building chiplets,” says Mark Kuemerle, vice president of technology and CTO of custom solutions at Marvell. “We had noble goals that were very democratic about being able to define a structure where people could put multiple chiplets together to build a given function. The magic was that by putting these smaller chips together, we could use much less power-hungry interfaces. We could take what used to be a big, power-hungry, complex, expensive system and build it into a chiplet-based system that could be more efficient overall. More importantly, it would save tons of development costs and save a lot in overall chip cost. It didn’t turn out that way. We ended up with a scenario where just a small number of companies, which you can count on your fingers, had the capability to develop chiplets.”
So why do it?
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- DreamBig closes $75M Series B Funding Round, Co-led by Samsung Catalyst Fund and Sutardja Family to Enable AI Inference and Training Solutions to the Masses
- DreamBig Semiconductor Announces Partnership with Samsung Foundry to Launch Chiplets for World Leading MARS Chiplet Platform on 4nm FinFET Process Technology Featuring 3D HBM Integration to Solve Scale-up and Scale-out Limitations of AI for the Masses
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC’s A16 and N2P Process Technologies
- Ansys Thermal and Multiphysics Solutions Certified for Intel 18A Process and 3D-IC Designs
Latest News
- CEA-Leti, CEA-List and PSMC Collaborate to Integrate RISC-V and MicroLED Silicon Photonics into 3D Stacking and Interposer for Next-Generation AI
- NIST Researchers Develop Photonic Chip Packaging That Can Withstand Extreme Environments
- Rebellions Closes $400 Million Pre-IPO and Launches RebelRack™ and RebelPOD™ to Accelerate Global Expansion
- EdgeCortix Looks To Chiplets For Third-Gen Reconfigurable AI Chip
- Agileo Automation Launches Agil'EDA to Accelerate SEMI EDA Adoption for Semiconductor Equipment OEMs