TSMC Brings Packaging Center Stage with Silicon
April 25, 2025
The worldwide TSMC 2025 Technology Symposium recently kicked off with the first event in Santa Clara, California. These events typically focus on TSMC’s process technology and vast ecosystem. These items were certainly a focus for this year’s event as well. But there is now an additional item that shares the spotlight – packaging technology. Thanks to the increase in heterogeneous integration driven in large part by AI, the ability to integrate multiple dies in sophisticated packages has become another primary driver for innovation. So, let’s look at what was shared at the pre briefing by Dr. Kevin Zhang and how TSMC brings packaging center stage with silicon.
To read the full article, click here
Related Chiplet
- High Performance Droplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
Related Blogs
- TSMC Advanced Packaging Overcomes the Complexities of Multi-Die Design
- An emerging player makes a promising entry into Europe – An interview with Silicon Box
- Advanced Packaging Evolution: Chiplet and Silicon Photonics-CPO
- Cadence Collaborates with TSMC to Shape the Future of 3D-IC
Latest Blogs
- Advancing Europe’s Automotive Chiplet Vision: Arteris Joins CHASSIS to Accelerate Software-Defined Mobility
- 3D-IC Market Outlook: Technology Roadmaps, Readiness, and Design Implications
- Cadence 3D-IC Success Stories: Faster Bandwidth, Lower Power, On-Time Tapeouts
- 3D-IC Test and Reliability: KGD Strategies, Access Architecture, & Failure Mode
- 3D-IC in AI, HPC, and 5G: Bandwidth, Latency, and Energy per Bit Advantages