Prototyping Chiplets from the Desktop!
S2C has been successfully delivering rapid SoC prototyping solutions since 2003 with over 600 customers, including 6 of the world’s top 10 semiconductor companies. I personally have been involved with the prototyping market for a good part of my career and know S2C intimately.
S2C is the leading independent global supplier of FPGA prototyping solutions for today’s innovative SoC and ASIC designs, now with the second largest share of the global prototyping market. We all know the benefits of working with an independent company that can focus on the specific needs of prototyping customers so I will skip forward to the technology part of this article.
For prototyping we all read about the scalability of the systems and how many gates are supported. Today hyperscale designs that are in the billions of gates can be prototyped using the latest FPGAs from Xilinx. These high-end prototyping systems are generally housed in a dedicated facility or a cloud.
Not all designs are in the billions of gates however and now that we are entering the chiplet era smaller designs are a focus and that brings us to the new S2C Prodigy Logic Matrix LX2 Mini, an enterprise-class FPGA prototyping solution designed for lab or desktop use.
To read the full article, click here
Related Chiplet
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
Related Blogs
- From horsepower to high-performance compute: automotive chiplets take the leap towards autonomous edge computing
- What are Chiplets and how they Assemble Into the Most Advanced SoCs
- Lowering the Barrier to Chiplets
- Chiplet Summit 2024: Opportunities, Challenges, and the Path Forward for Chiplets
Latest Blogs
- From complexity to simplicity: Scaling and future-proofing chiplets with AMBA®︎ CHI C2C property negotiation
- High-Speed Heterogeneous Integration with Multiphysics Analysis for TSMC SoW-X
- Chiplet Realization Beyond the Package: Why the Next AI Bottleneck Moves to the Interposer-to-PCB Boundary
- Advancing UCIe Performance: Enabling 40G for Next-Generation Multi-Die Designs
- CoWoS, wafer-scale and CoWoP: Why AI packaging bottleneck is moving