Advancing 3D-IC for next-gen electronics
Advancing 3D-IC for next-gen electronics was presented by Dan Kochpatcharin, Head of Ecosystem and Alliance Management Division, TSMC, at the SimEDGE 2024.
Everyone wants faster speeds, higher density, more bandwidth, advanced packaging, more memory, and more compute. TSMC has 3D Si packaging. TSMC-SoW (system-on-wafer) is dies on wafer.
TSMC CoWoS enables most demanding compute. We had N16 SoC in 2016. Advanced 3D stacking SoIC integrated in 2.5D CoWoS powers next-gen AI compute. Nine-reticle CoWoS features SoIC and 12 HBMs is targeted for 2027. We have 150+ accumulated customer product tape-outs by end of 2024.
New challenges for SI in thermal and stress are system scaling induces power, thermal, stress, and warpage challenges. We collaborate with EDA partners on new tools to meet CoWoS scaling design needs.
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Blogs
- Introducing Cadence's Virtuoso Studio RF: Advancing RF Design for 3D-IC
- Advancing UCIe Performance: Enabling 40G for Next-Generation Multi-Die Designs
- How Cadence Is Expanding Innovation for 3D-IC Design
- Advancing 3D IC Design for AI Innovation
Latest Blogs
- Stop Finding HBM Signal Integrity Problems After Routing
- Chiplet, not so fast, did you look at everything?
- AI silicon: Package becoming system architecture
- Advanced Packaging Changes the Rules for Semiconductor Health and Performance Management
- Stretching the antenna: Advanced antenna tuning with 9SW and SLATE™ advanced packaging technology on 9SW