Advancing 3D-IC for next-gen electronics
Advancing 3D-IC for next-gen electronics was presented by Dan Kochpatcharin, Head of Ecosystem and Alliance Management Division, TSMC, at the SimEDGE 2024.
Everyone wants faster speeds, higher density, more bandwidth, advanced packaging, more memory, and more compute. TSMC has 3D Si packaging. TSMC-SoW (system-on-wafer) is dies on wafer.
TSMC CoWoS enables most demanding compute. We had N16 SoC in 2016. Advanced 3D stacking SoIC integrated in 2.5D CoWoS powers next-gen AI compute. Nine-reticle CoWoS features SoIC and 12 HBMs is targeted for 2027. We have 150+ accumulated customer product tape-outs by end of 2024.
New challenges for SI in thermal and stress are system scaling induces power, thermal, stress, and warpage challenges. We collaborate with EDA partners on new tools to meet CoWoS scaling design needs.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Blogs
- Introducing Cadence's Virtuoso Studio RF: Advancing RF Design for 3D-IC
- How Cadence Is Expanding Innovation for 3D-IC Design
- Advancing 3D IC Design for AI Innovation
- Samsung Foundry Partners with Arm, ADTechnology and Rebellions to Develop an Innovative AI CPU Chiplet Platform Ideal for Modern AI Datacenters
Latest Blogs
- Ultra-high repeatability and ultra-low insertion loss wafer and die-level visible-range E-PIC device characterization using an MPI Corp. probe system, enabled by process optimization from Quantum Transistors
- The Changing ASICs Landscape: the Shift Toward Chip Disaggregation
- Topology and Data Movement in Multi-Die Design
- How to Streamline Your Advanced Package (Chiplet, 3DIC) Interconnect Designs
- Interface IP: The Keystone for 3D Multi-Die Designs