Maximizing 3DIC Design Productivity with 3DBlox: A Look at TSMC’s Progress and Innovations in 2024
At the 2024 TSMC OIP Ecosystem Forum, one of the technical talks by TSMC focused on maximizing 3DIC design productivity and rightfully so. With rapid advancements in semiconductor technology, 3DICs have become the next frontier in improving chip performance, energy efficiency, and density. TSMC’s focus on streamlining the design process for these cutting-edge solutions has been critical, and 3DBlox is central to this mission. 3DBlox is an innovative framework inclusive of a standardized design language, introduced by TSMC aimed at addressing the complexities of 3D integrated circuit (3DIC) design. The following is a synthesis of that talk, delivered by Jim Chang, Deputy Director at TSMC for the 3DIC Methodology Group.
To read the full article, click here
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Blogs
- How Cadence Is Expanding Innovation for 3D-IC Design
- Using Voltus IC Power Integrity to Overcome 3D-IC Design Challenges
- Cadence Collaborates with TSMC to Shape the Future of 3D-IC
- Cadence Recognized for Accelerating AI and 3D-IC Applications by Samsung Foundry
Latest Blogs
- Overcoming Cleaning and Plating Challenges in Panel-Level Packaging and Manufacturing
- AMBA C2C: Moving forward with a converged AMBA foundation for C2C connectivity
- The Chiplet Is Not the System: Partitioning, Placement, and Package Geometry in Heterogeneous Integration
- Chiplets and Dielets: Coexisting Technologies in Heterogeneous Integration
- Accelerating Physical AI Through Cadence Silicon Solutions and Arm Total Design