Shin-Etsu Chemical: Developing equipment to manufacture semiconductor package substrates for the back end process and pursuing a new manufacturing method
Contributing to the cost reduction of ongoing chiplet development
June 12, 2024 -- Shin-Etsu Chemical Co., Ltd. (Head Office: Tokyo; President: Yasuhiko Saitoh; hereinafter, “Shin-Etsu Chemical”) has developed equipment to manufacture semiconductor package substrates with a new manufacturing method subsequently to manufacturing micro-LED manufacturing system. The equipment is a high-performance processing equipment using excimer laser in which a dual damascene method, as is also used in the front end of semi-conductor manufacturing process, is applied to package substrate manufacturing process (back end process) (Shin-Etsu dual damascene method). As a result, an interposer’s functions directly formed into a package substrate. This not only eliminates the need of an interposer, but also enables further microfabrication, where conventional manufacturing methods could not realize. It also reduces costs and capital investment as it does not require the photoresist process in package substrate manufacturing process.
A chiplet, in which circuits are singulated and then assembled in a package, has caught attention as a technology to reduce the manufacturing cost of higher-performance semiconductors. This technology requires a process to mount several chiplets on an intermediate substrate and connect them. The intermediate substrate is called an “interposer.”
With the Shin-Etsu dual damascene method, interposer is not necessary any more, so it significantly simplifies the assembly process. In this method, chiplets are connected to a package substrate with wiring patterns which has equivalent function to an interposer. Consequently, the assembly process of advanced semiconductors with chiplet technology can be shortened and its cost can be drastically reduced.
The equipment’s sophisticated microfabrication technology allows complicated electric circuit patterns to be formed directly in each organic insulation layers of a multi-layered package substrate, followed by circuit forming by copper plating. It uses an excimer laser as a light source to form large-area electric circuit patterns in batches. The Shin-Etsu dual damascene method enables further miniaturized microfabrication, which could not be achieved by semi-additive processing (SAP) method using dry film resist, as is current mainstream. The laser processing equipment can process an area of 100 mm square or larger at one time with a combination of a photomask made of Shin-Etsu’s large photomask blanks and its unique special lens. Processing time varies depending on the size of one package substrate, but the time required to process the wiring pattern and electrode pads is the same as the time required to process vias. Moreover, the via processing time does not depend on the number of vias. For example, it takes about 20 minutes to form trenches of 2 µm width and 5 µm depth and electrode pads of 10 µm diameter and 5 µm depth on an organic substrate of 515 mm × 510 mm, as well as to form vias (upper diameter 7 µm, lower diameter 5 µm, depth 5 µm).
Shin-Etsu Chemical is working on initiatives to integrate its own material and equipment technologies. By developing new process technology, we will propose total solutions from the perspectives of both equipment and materials and take the lead in the development of next-generation technologies to create an affluent society.
Two-layer sample processed by Shin-Etsu dual damascene method (Overhead view)
Two-layer sample processed by Shin-Etsu dual damascene method (Cross-section view)
Advanced package concept proposed by Shin-Etsu Chemical
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- NEDO Selects Rapidus for “Development of Chiplet, Package Design, and Manufacturing Technology for 2nm-Generation Semiconductors”
- NHanced Semiconductors Opens Leading-Edge Advanced Package Assembly Facility, Reinforcing Indiana’s Position as a Major Semiconductor Hub
- Primemas Selects Achronix Embedded FPGA Technology For System-on-Chip (SoC) Hub Chiplet Platform
- Samsung Electronics To Provide Turnkey Semiconductor Solutions With 2nm GAA process and 2.5D Package to Preferred Networks
Latest News
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- Silicon Box welcomes European Commission approval of €1.3 billion Italian State aid measure to support new advanced packaging facility in Novara
- Fraunhofer IMS Takes a Key Role in Establishing the APECS Pilot Line
- EdgeCortix Joins AI-RAN Alliance to Accelerate the Integration of AI and Next-gen RAN Infrastructure
- Cadence Rolls Out System Chiplet to Reorganize the SoC