Chiplet Summit to Focus on New Packages and AI Applications in 2025
Chiplets Increase Performance and Lower Cost
SAN DIEGO -- July 25, 2024 -- Chiplet Summit announces its third annual event on January 21-23 at the Santa Clara Convention Center. The 2025 meeting focuses on a new level in chip design: system-in-package (SiP). SiPs use advanced packaging to raise performance and reduce time-to-market. Co-optimization methods allow all design stages to proceed together. The event also covers supercomputer-in-a-package, a low-cost way to support generative AI.
The Summit features major vendor keynotes, expert tables, and technology and market updates. It also offers sessions on the open chiplet economy, die-to-die interfaces, and working with foundries. Designers will learn to develop leading-edge chips at low cost. An exhibit area will showcase the latest products.
“Chiplets help designers use the latest process nodes and packaging methods. They also allow faster updates and revisions,” said Chuck Sobey, Summit General Chair. He noted, “Specialists in all aspects of chip development will meet to ensure successful projects.”
About Chiplet Summit
Chiplet Summit, a product of Semper Technologies, showcases the emerging chiplet market. It features the people who are using chiplets in designs for processors, communications chips, and AI devices.
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Sarcina Technology Demonstrates Packaging Capabilities at Chiplet Summit
- Adeia Demonstrates Hybrid Bonding Technology During Chiplet Summit 2024
- Credo Technology Group to Exhibit at Chiplet Summit 2024
- SEMI 3D & Systems Summit to Spotlight Trends in Hybrid Bonding, Chiplet Design and Environmental Sustainability
Latest News
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- Silicon Box welcomes European Commission approval of €1.3 billion Italian State aid measure to support new advanced packaging facility in Novara
- Fraunhofer IMS Takes a Key Role in Establishing the APECS Pilot Line
- EdgeCortix Joins AI-RAN Alliance to Accelerate the Integration of AI and Next-gen RAN Infrastructure
- Cadence Rolls Out System Chiplet to Reorganize the SoC