China forms its own chiplet standard amid isolation
By Peter Clarke, eeNews Analog (March 27, 2023)
The China Chiplet Industry Alliance has released the ‘Chiplet Interconnection Interface Standard’ known as ACC1.0, according to the Financial Association Press.
The standard defines a high-speed serial port and is focused on optimization based on the domestic packaging and substrate supply chain, with cost and commercial practicality as a key consideration, the report said. The standard was developed by the Cross Information Core Technology Research Institute working with the China Chiplet Industry Alliance, which includes domestic system, IP, and packaging manufacturers.
To read the full article, click here
Related Chiplet
- Automotive AI Accelerator
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
Related News
- Chiplet Standard Goes 3D
- Keysight Introduces PCIe Designer and Chiplet PHY Designer for Digital Standards-Driven Simulation Workflows
- Optical Chiplet Interconnect Promises to Accelerate Computing Apps
- Alphawave Semi Drives Innovation in Hyperscale AI Accelerators with Advanced I/O Chiplet for Rebellions Inc
Latest News
- Benefits And Challenges In Multi-Die Assemblies
- NEDO Approves Rapidus’ FY2025 Plan and Budget for 2nm Semiconductor Projects
- Lightmatter Announces Passage L200, the Fastest Co-Packaged Optics for AI
- Alphawave Semi brings High-Speed Connectivity and Compute Solutions at OFC 2025
- Major Advancement in Applied Research: FMD Launches the Chiplet Application Hub