Alphawave Semi to Reveal Ecosystem and Key Architectures Unlocking Generative AI Potential at EE Times' "Chiplets: Building the Future of SoCs" Seminar
Join Alphawave Semi for a Free Live-Streamed Event to Explore Opportunities Enabled by Chiplet-Based Systems
LONDON, United Kingdom, and TORONTO, Canada – July 23, 2024 - Alphawave Semi (LSE: AWE), a global leader in high-speed connectivity and compute silicon for the world’s technology infrastructure, has announced three of its technical experts, including its CTO Dr. Tony Chan Carusone, will give presentations and take part in a panel discussion at this week’s EE Times/Embedded.com seminar “Chiplets: Building the Future of SoCs”.
Beginning July 24, and live-streamed on chiplets.eetimes.com, the two-day free event seeks to advance the understanding of engineers, researchers and developers on the potential opportunities and the realities of working with and building chiplet-based systems. Hosted and moderated by Embedded.com’s Editor in Chief, Nitin Dahad, and EE Times’ Senior Reporter covering AI, Sally Ward-Foxton, it will bring together many of the industry’s leading voices, including Cadence, Intel, Synopsys, and Alphawave Semi.
In his tutorial, Chan Carusone will examine how advanced chiplet architectures are enabling breakthroughs in AI. This will include outlining the advances needed across the ecosystem as computation speeds accelerate beyond teraflops, including the importance of UCIe interfaces with a roadmap to 10 Tbps/mm, and delving deeper to show how the migration to chiplets can enable the cost and power efficiencies needed to make AI more sustainable.
Additionally, Mohit Gupta, Alphawave Semi’s SVP and GM of custom silicon and IP, will join a panel discussion moderated by Dahad to examine the state of the commercial chiplet ecosystem. Gupta will be joined by Achronix, Eliyan and Synopsys to discuss the move to multi-supplier ecosystems and the core challenges faced in this transition: Cost, conformity, and supply chain complexity; as well as how to ensure this migration benefits all parties across the ecosystem.
Finally, Letizia Giuliano, Alphawave Semi’s VP of IP Product Marketing, will deliver a technical presentation on UCIe-enabled chiplet IP for AI systems. This will include an analysis of the obstacles in developing interoperable 112G multi-lane and multi-standard chiplets. Giuliano will also examine solutions for scale-up and scale-out connectivity options to meet the networking bandwidth demands of future AI systems.
How to view the presentations
All panel discussions and presentations will be streamed live for free following registration.
Mohit Gupta’s panel debate “Taming Complexity – Building a Successful Open Chiplet Ecosystem” with Achronix, Eliyan and Synopsys will take place on July 24 at 7:40 p.m. CEST (6:40 p.m. UK, 1:40 p.m. Eastern, 10:40 a.m. Pacific).
Letizia Giuliano’s presentation “Optimizing Next-Gen I/O Chiplet: Pioneering UCIe D2D Interconnects from 1.6 Terabits to 224 Gigabits” will take place on July 24 at 8:30 p.m. CEST (7:30 p.m. UK, 2:30 p.m. Eastern, 11:30 a.m. Pacific).
Dr. Tony Chan Carusone’s tutorial “Unleashing AI Potential Through Advanced Chiplet Architectures” will take place on July 25 at 9:15 p.m. CEST (8:15 p.m. UK, 3:15 p.m. Eastern, 12:15 p.m. Pacific).
To register for free, and to see the event’s full agenda visit chiplets.eetimes.com.
For more information on Alphawave Semi visit http://awavesemi.com.
About Alphawave Semi
Alphawave Semi is a global leader in high-speed connectivity and compute silicon for the world's technology infrastructure. Faced with the exponential growth of data, Alphawave Semi's technology services a critical need: enabling data to travel faster, more reliably, and with higher performance at lower power. We are a vertically integrated semiconductor company, and our IP, custom silicon, and connectivity products are deployed by global tier-one customers in data centres, compute, networking, AI, 5G, autonomous vehicles, and storage. Founded in 2017 by an expert technical team with a proven track record in licensing semiconductor IP, our mission is to accelerate the critical data infrastructure at the heart of our digital world. To find out more about Alphawave Semi, visit: awavesemi.com.
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Tenstorrent Partners with LG to Build AI and RISC-V Chiplets for Smart TVs of the Future
- Alphawave Semi and proteanTecs Collaborate to Provide System Insights and Analytics for Custom Silicon and Chiplets
- Alphawave Semi Announces Appointment of Charlie Roach as Chief Revenue Officer
- The Emergence of the Chiplet Economy with Alphawave Semi’s Letizia Guiliano
Latest News
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- Silicon Box welcomes European Commission approval of €1.3 billion Italian State aid measure to support new advanced packaging facility in Novara
- Fraunhofer IMS Takes a Key Role in Establishing the APECS Pilot Line
- EdgeCortix Joins AI-RAN Alliance to Accelerate the Integration of AI and Next-gen RAN Infrastructure
- Cadence Rolls Out System Chiplet to Reorganize the SoC