Silicon Box’s Business Head on how chiplet architecture transforms semiconductor scalability
By Sainul Abudheen K, e27 (January 29, 2024)
In a detailed interview, Silicon Box's Head discusses how chiplet architecture transforms semiconductor scalability, fosters industry collaboration, and fuels global expansion
Singapore-based Silicon Box enables chiplet architecture, allowing chip designers freedom from the constraints of a single, monolithic chip for processing. By leveraging multiple smaller chips interconnected in a single package, chip designers can create the equivalent of a system-on-a-chip (SoC) in a package.
The company recently raised US$200 million in Series B funding from BRV Capital, Event Horizon Capital, Maverick Capital, and others, intending to reshape the semiconductor landscape. The capital will primarily go into expanding production in its US$2-billion packaging factory in Singapore.
In this interview with e27, Michael Han, Silicon Box’s Head of Business, discusses the impact of capital injection on factory expansion and the opportunities and challenges of the company.
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related News
- Athos Silicon Selects DreamBig Semiconductor’s Chiplet Hub™ for its Safety-Critical mSoC™ Platform Designed Ground-up for Autonomy
- GlobalFoundries, Infineon, Silicon Box, STATS ChipPAC, TIER IV Join imec Automotive Chiplet Program
- Open EU Foundry status granted to innovative chiplet facility
- Silicon Box Announces It Joins Imec Automotive Chiplet Program to Strengthen Chip Supply Chains for Next-Generation Vehicles
Latest News
- Arteris Accelerates Industry Transition to Multi-Die Chiplet-Based Architecture
- Fujitsu launches made-in-Japan next-generation CPU FUJITSU-MONAKA and Fujitsu MONAKA Server for sovereign AI infrastructure
- Signaloid joins Open Chiplet Atlas Alliance and Announces Plans to Make Its UxHw ASICs Available via OCA Ecosystem
- Lorentz Solution Jointly Presents with NVIDIA on Automated Large-Scale Chip-Level 3D EM Extraction and Sign-off of Ultra-High-Speed Silicon Photonics and IC/3DIC Designs at 2026 TSMC OIP
- Alchip Technologies Showcases Advanced ASIC Design and Packaging at AI Infra Summit 2026