Optical Chiplet Interconnect Promises to Accelerate Computing Apps
By Alix Paultre, ElectronicDesign (September 17, 2024)
Avicena’s founder and CEO breaks down the challenges of intra-chip data management and how his company’s LightBundle platform offers a solution.
To read the full article, click here
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related News
- Ayar Labs to Showcase Optical Interconnect Solutions to Redefine AI Infrastructure at OFC 2024
- ISSCC 2025: Intel Propels Chiplet Interconnect Speed and Flexibility
- Avicena Announces Modular LightBundle™ Optical Interconnect Platform with > 1Tbps/mm I/O density and < 1pJ/bit
- Ayar Labs Unveils World's First UCIe Optical Chiplet for AI Scale-Up Architectures
Latest News
- AT&S and Marvell Technology expand collaboration to support next-generation AI infrastructure
- SMART Photonics Partners with GlobalFoundries to Offer Industry’s First Open Access Foundry Service for Integrated Silicon and Indium Phosphide Photonics Products
- OpenLight Adds Former GlobalFoundries Silicon Photonics Leader Kevin Soukup and Semiconductor Veteran Kirk Ouellette to Executive Team
- Marvell to Showcase Industry-First 2nm Optical Technology Demos for AI Data Center Infrastructure at ECOC 2026
- AI Chip Packaging Pushes Beyond Reticle Limits, with CoWoS-L Set to Remain the Mainstream Advanced Packaging Solution Through 2028