Optical Chiplet Interconnect Promises to Accelerate Computing Apps
By Alix Paultre, ElectronicDesign (September 17, 2024)
Avicena’s founder and CEO breaks down the challenges of intra-chip data management and how his company’s LightBundle platform offers a solution.
To read the full article, click here
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related News
- Ayar Labs to Showcase Optical Interconnect Solutions to Redefine AI Infrastructure at OFC 2024
- ISSCC 2025: Intel Propels Chiplet Interconnect Speed and Flexibility
- Avicena Announces Modular LightBundle™ Optical Interconnect Platform with > 1Tbps/mm I/O density and < 1pJ/bit
- Ayar Labs Unveils World's First UCIe Optical Chiplet for AI Scale-Up Architectures
Latest News
- Staera Semiconductor Emerges from Stealth with US$4.6 Million to Build Light into the Chip and Break AI's Data Bottleneck
- Vertical Compute expands partnership with imec to accelerate commercial manufacturing of Vertically Integrated Memory (VIM)
- Imec advances Europe's silicon interposer technology capabilities through NanoIC pilot line, paving the way for open chiplet design
- SCHMID Group Secures Key Wet-Process Equipment Order for South Asia’s First Glass Core Substrate Manufacturing Facility
- EV Group Helps Accelerate Qubit Scaling for Quantum Computing Through Advanced Packaging Expertise