Optical Chiplet Interconnect Promises to Accelerate Computing Apps
By Alix Paultre, ElectronicDesign (September 17, 2024)
Avicena’s founder and CEO breaks down the challenges of intra-chip data management and how his company’s LightBundle platform offers a solution.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Ayar Labs to Showcase Optical Interconnect Solutions to Redefine AI Infrastructure at OFC 2024
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Keysight Expands Chiplet Interconnect Standards Support in Chiplet PHY Designer 2025
- ISSCC 2025: Intel Propels Chiplet Interconnect Speed and Flexibility
Latest News
- Ayar Labs Closes $500M Series E, Accelerates Volume Production of Co-Packaged Optics
- NanoIC opens access to first-ever fine-pitch RDL and D2W hybrid bonding interconnect PDKs
- GUC Announces Tape-out of UCIe 64G IP on TSMC N3P Technology
- GLS and APES Announce Advanced Semiconductor Packaging Partnership
- Ayar Labs Names Sankara Venkateswaran as Vice President of Engineering