Current And Future Challenges For An Open Chiplet Ecosystem
The needs of different markets require establishing additional chiplet standards that cover much more than those currently being implemented for interfaces.
By Andy Heinig, Fraunhofer IIS, Division Engineering of Adaptive Systems EAS
There are currently a variety of ways to approach chiplet systems. One is to have a closed system in which a manufacturer develops all the components in-house and is also in charge of commissioning and overseeing assembly. In this scenario, everything is coordinated within that company and no standards are required.
Another is to establish open chiplet systems. This approach taps a considerably larger future market, because it supports the development of new systems that meet the needs of multiple companies. The open chiplet system approach is particularly useful for the likes of startups looking to focus on developing one or several chiplets that will be part of an overall system. In this way, they can fully realize their innovative idea without having to worry about the other components.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Open Compute Project Expands Open Chiplet Economy Ecosystem
- Tenstorrent Announces Open Chiplet Atlas™ Ecosystem to Accelerate and Standardize an Open Chiplet Ecosystem
- BOS Semiconductors and Tenstorrent Partner to Build an Open Chiplet Ecosystem
- Alphawave Semi’s quest for open chiplet ecosystem
Latest News
- Wiwynn and Ecosystem Partners to Showcase Co-Packaged Optics Innovations at Computex 2026
- CEA-Leti Presents Die-to-Wafer Hybrid Bonding At 1 μm Pitch, Removing Bottleneck for AI Hardware
- SEMIFIVE Showcases Advanced 3D-IC and Big Die Solutions for AI Semiconductor Innovation at SAFE™ Forum 2026
- Synopsys Advances Power and Performance for AI and Multi-Die Designs on Latest Samsung Foundry Processes at SAFE Forum 2026
- Cadence and Samsung Foundry Deepen 2nm and 3D‑IC Collaboration to Meet Surging AI Infrastructure and Physical AI Demand