Interconnect underdogs steering chiplet design bandwagon
By Majeed Ahmad , EDN (September 6, 2024)

The chiplets movement is gaining steam, and it’s apparent from how this multi-die silicon premise is dominating the program of the AI Hardware and Edge AI Summit to be held in San Jose, California from 10 to 12 September 2024. The annual summit focuses on deep tech and machine learning ecosystems to explore advancements in artificial intelligence (AI) infrastructure and edge deployments.
At the event, Alphawave Semi’s CTO Tony Chan Carusone will deliver a speech on chiplets and connectivity while showing how AI has emerged as the primary catalyst for the rise of chiplet ecosystems. “The push for custom AI hardware is rapidly evolving, and I will examine how chiplets deliver the flexibility required to create energy-efficient systems-in-package designs that balance cost, power, and performance without starting from scratch,” he said while talking about his presentation at the event.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Keysight Expands Chiplet Interconnect Standards Support in Chiplet PHY Designer 2025
- Keysight Unveils 3D Interconnect Designer for Chiplet and 3DIC Advanced Package Designs
- Tenstorrent Selects Blue Cheetah Chiplet Interconnect IP For Its AI and RISC-V Solutions
Latest News
- NLM Photonics and Spark Photonics Partner to Advance Organic Hybrid Solutions
- Marvell Announces Acquisition of Polariton Technologies, Advancing Optical Performance Scaling to 3.2T and Beyond
- Alchip to Showcase Advanced AI ASIC Technologies at TSMC 2026 Technology Symposium
- CEZAMAT Boosts Advanced Photonics R&D with State-of-the-Art UV Nanoimprint System from EV Group
- Pat Gelsinger joins Syenta's board as Playground Global and NRF lead A$37M raise