Intel’s Embarrassment of Riches: Advanced Packaging
By Alan Patterson, EETimes | March 27, 2025
Intel Foundry has an embarrassment of riches: amid a shortage of advanced-packaging capacity, the company has excess supply.
The manufacturing unit of the largest U.S. chip company is welcoming TSMC customers to transfer their designs directly from TSMC’s CoWoS to Intel’s Foveros advanced packaging. Demand for 3D wafer-level packaging from Nvidia and a handful of companies making AI chips has exceeded the ability of top foundry TSMC to meet demand since last year.
Intel has built the capacity, but few have come so far because the company has not been promoting it, TechInsights vice chair Dan Hutcheson told EE Times.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Glass Core Substrates and Interposers for Advanced Packaging: Insights from the Intellectual Property Landscape
- Silicon Box cutting-edge, advanced panel-level packaging foundry announces $3.6B investment for expansion into Italy
- After TSMC fab in Japan, advanced packaging facility is next
Latest News
- Ayar Labs Closes $500M Series E, Accelerates Volume Production of Co-Packaged Optics
- NanoIC opens access to first-ever fine-pitch RDL and D2W hybrid bonding interconnect PDKs
- GUC Announces Tape-out of UCIe 64G IP on TSMC N3P Technology
- GLS and APES Announce Advanced Semiconductor Packaging Partnership
- Ayar Labs Names Sankara Venkateswaran as Vice President of Engineering