Chiplet Summit to Focus on New Packages and AI Applications in 2025
Chiplets Increase Performance and Lower Cost
SAN DIEGO -- July 25, 2024 -- Chiplet Summit announces its third annual event on January 21-23 at the Santa Clara Convention Center. The 2025 meeting focuses on a new level in chip design: system-in-package (SiP). SiPs use advanced packaging to raise performance and reduce time-to-market. Co-optimization methods allow all design stages to proceed together. The event also covers supercomputer-in-a-package, a low-cost way to support generative AI.
The Summit features major vendor keynotes, expert tables, and technology and market updates. It also offers sessions on the open chiplet economy, die-to-die interfaces, and working with foundries. Designers will learn to develop leading-edge chips at low cost. An exhibit area will showcase the latest products.
“Chiplets help designers use the latest process nodes and packaging methods. They also allow faster updates and revisions,” said Chuck Sobey, Summit General Chair. He noted, “Specialists in all aspects of chip development will meet to ensure successful projects.”
About Chiplet Summit
Chiplet Summit, a product of Semper Technologies, showcases the emerging chiplet market. It features the people who are using chiplets in designs for processors, communications chips, and AI devices.
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related News
- Eliyan Showcases Next-Generation Chiplet Interconnect and Memory Innovations at OCP Global Summit 2025
- Credo to Exhibit at Chiplet Summit 2025
- ISSCC 2025: Intel Propels Chiplet Interconnect Speed and Flexibility
- Brewer Science to Present Temporary Bonding Materials for Chiplet Integration at 2025 Critical Materials Council (CMC) Conference
Latest News
- Point2 Completes $136M Series B Funding with Arm, LB Investment, and Maverick Silicon
- Multibeam Appoints Interim CFO Following $200M Funding Milestone
- Multibeam Signs $140 Million Letter of Intent with the U.S. Department of Commerce
- Credo to Contribute OmniConnect Scale-In Interconnect Solution to the Open Compute Project to Address AI Inference Memory Wall
- Silicon Box Ships 500M Units at High Yield, Expands Production Capacity for Panel-Level Packaging