Breaking Boundaries: Chiplet Interconnects, SDVs & electronica 2024
On this episode of Embedded Insiders, Editor-in-Chief, Ken Briodagh, sits down with Patrick Soheili and Kevin Donnelly of Eliyan to highlight the company's new Chiplet Interconnect PHY at 64Gbps in 3nm Process. The multi-die interconnect evolution marches on and Eliyan is getting a lot of attention for its ability to deliver performance and bandwidth like this in either standard or advanced packaging.
To read the full article, click here
Related News
- Sarcina pioneers next-generation UCIe-A/S chiplet interconnects for AI systems
- How do UCIe and BoW interconnects support generative AI on chiplets?
- How can in-package optical interconnects enhance chiplet generative AI performance?
- How does UCIe on chiplets enable optical interconnects in data centers?
Latest News
- JCET Launches Next-Generation Power Module Packaging and Test Solutions for AI Data Centers
- As Chips Go Vertical, Metrology Struggles to Keep Up
- Silicon Box Secures SGD 100M Financing to Accelerate Growth in Advanced Packaging
- Zero ASIC releases PackageCompiler, the world’s first fully autonomous chip package compiler.
- Qnity Introduces Enhanced Advanced Packaging Materials for Organic Interposer Applications